Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> property
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
property
"capture CIS"
16.5
ADW
ADW 16.3
Allegro
Allegro 16.3
Allegro 16.5
Allegro Design Entry
Allegro Design Workbench
Allegro PCB Editor
Allegro System Architect (ASA)
ASA
Capture CIS
Capture-CIS
ConceptHDL
Constraint Manager
data management
DBeditor
DEHDL
design
Design Entry
Design Entry CIS
Design Entry HDL
diff pairs
Differential Pair Support
differential pairs
DML
electrical constraints
Field
File Directives
flat schematics
Front-end PCB design
hierarchical schematics
hierarchy
Librarians
Library
Library flow
model editor
OrCAD
PCB
PCB Capture
PCB design
PCB Editor
PCB Layout and routing
PCB SI
PCB Signal integrity
PDV Symbol
placement report
PTF
Schematic
SCM
SI
SI analysis and modeling
Signal Intregrity
SPB
SPB 16.2
SPB 16.3
SPB16.3
SPB16.5
templates
uprev
Re: Adding a new property to a part library
Roger, There may be an easier way than this, but this is what I do. Open one part in the library and add the property field. Save the part and library. Under tools select Export Properties and select OK. Open the *.exp file in an editor such as Excel. Find the column for the new field and use copy and...
Posted to
PCB Design
(Forum)
by
KEN13
on Thu, Apr 19 2012
What's Good About Capture’s Placement Report? Look to SPB16.5 and See!
The 16.5 release of OrCAD Capture includes the ability to generate a report with X and Y locations of the placements of the parts on a schematic. During the process of schematic validation or testing, you may need to know the co-ordinates of each part that has been placed in the schematic. You can now...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 21 2012
What's Good About Up-Reving in DEHDL? You Can Easily Do This in 16.5!
All Allegro PCB Editor designers know about the uprev process to migrate PCB .brd files from prior SPB releases to a newer release. The Allegro Design Entry HDL (DEHDL) designers rarely need to uprev. With the 16.5 release, however, you will need to uprev designs. The 16.5 release includes major architectural...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Aug 24 2011
What's Good About PCB SI Model Library Management? Look to SPB16.3 and See!
The SPB16.3 release of Design Entry HDL (DEHDL) provides an easier method for setting up the PCB SI model library path, and brings more consistency to the Front-to-Back (F2B) and Back-to-Front (B2F) flows. Signal Integrity (SI) models are essential for running an SI simulation. PCB SI is an integrated...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Jan 19 2011
What's Good About Allegro PCB Editor Customizable Datatips? Look to SPB16.3 and See!
In pre-select mode Allegro displays a datatip that provides information about the element that is being hovered over. The TAB key can be used to cycle through the string of elements such as symbol, pin, and net, resulting in a new display of the datatip. In the SPB16.3 release of Allegro PCB Editor ...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Oct 13 2010
What's Good About Deleting Parts in ADW? You Can Easily Do This In ADW16.3!
Part, Schematic, Footprint and Models can all be deleted from the database now with the Allegro Design Workbench ADW16.3 release. Schematic and footprint models may only be deleted if they are not associated with a part. Once a Schematic or Footprint model is deleted from the database, the model is removed...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Aug 18 2010
What's Good About PDV Symbol Property Templates? The Secret's in the SPB16.2 Release!
Allegro PCB Librarian / Part Developer (PDV) Symbol Property Templates have been a very beneficial feature in the SPB16.2 release. IEEE standards define a certain set of properties and their attributes for a symbol. Adding these properties individually to each symbol and setting the attributes according...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Oct 7 2009
Page 1 of 1 (7 items)