Home > Community > Tags > power/PPA/low power
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

power,PPA,low power

  • Synthesis User Panel: Power Dominates Front End Design

    What challenges are users facing in front-end IC design these days? According to presenters at a Q&A panel session at a Synthesis Community Event at Cadence Dec. 8, power minimization and optimization are at the top of the list. The panel included three user presenters, an ARM executive, and a Cadence...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Dec 19 2011
  • How TSMC Reference Flow 12 Uses Virtual Prototyping

    Just one month after the announcement of the Cadence System Development Suite, three of the four hardware/software development platforms in that suite have become part of the TSMC Reference Flow 12 . This includes the new Virtual System Platform , a virtual prototyping solution that provides early software...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jun 6 2011
Page 1 of 1 (2 items)