Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> power analysis
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
power analysis
28nm
3G SDI
40nm
Activity_profile
adaptive
advanced verification
all in one
Anis Jarrar
bump
CDNLive
CDNLive!
clock tree
Common Power Format
Conformal Low Power
connectors
CPF
CPF 2.0
CPF Macro Modelling
crosstalk
C-to-Silicon
current density
d latch
DAC
DAC 2011
Design Automation Conference
Digital Implementation
DRC
DVFS
dynamic rail analysis
EDA360
EDI
EM
encounter
Encounter digital Implementation system
encounter power system
energy harvesting
EPS
eps dynamic power analysis
EPS reports
equalization
ESL
ETS
Eul
Extraction
eye diagrams
fall time
FEXT
FinFETs
five minute tutorial
five-minute
Five-Minute tutorial
flip chip
Frank Schirrmeister
Freescale
frequency
Gbit/second
Global Unichip
Griffen
GUC
Hardee
hardware/software co-development
high data rate
High-level Synthesis
I/O
IBIS
IC/package co-design
ict
IMC
Incisive Enterprise Simulator
Industry Insights
IR Drop
low power
low-power
low-power design
LVS
mixed signal
MSV
noise analysis
Palladium
Panel
PCB
power
power delivery network
power gating
power shutoff
power shut-off
power-aware
PSO
rail analysis
RTL Compiler
SI analysis
signal integrity
signoff
Signoff Analysis
simvision
static timing analysis
synthesis
tapeout
Timing analysis
timing convergence
How to get the activity power in Simvision
Dear all, I'm using simvision to analysis activity power. Here is the command I used: read_vcd -vcd_module dut -module top -activity_profile -start_time 10000 -end_time 30000 -simvision ../../i303_tb/test/TOP_IO_Power_exper/POWER_EXPER.vcd So, how can I see the activity power in the waveform? In...
Posted to
Functional Verification
(Forum)
by
QQEDA
on Tue, Jul 24 2012
Power Breakdown (sequential, combinational, I/O) report for hierarichal design
I have a big reconfiguration design which consists of a number of homogeneous tiles. I have mapped few algorithms on it. These algorithms when mapped do not consume all the tile in the design. I want to do power analysis on only these tiles which are being used. What I am looking for is, combinational...
Posted to
Digital Implementation
(Forum)
by
AliShami
on Mon, Jun 4 2012
What’s Cool for Low-Power at DAC?
Low-power design promises to be a key theme of the Design Automation Conference once again! At DAC 2012 at San Francisco's Moscone Center next week (June 4-7), if you need to cover design, implementation and verification of this important subject, there's a lot to choose from at Cadence's...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Wed, May 30 2012
How to see power trace
Hi, I have design using VAMS. I could generate VCD file from ncsim. And I want to see power trace while it is functional. (Dynamic power analysis). What tool will help me to do that? and what are the general steps I need to follow in order to get a power trace. -Ganesh
Posted to
Logic Design
(Forum)
by
ganeshK2012
on Mon, May 21 2012
Five-Minute Tutorial: Understanding the Encounter Power System (EPS) Reports Directory
No matter how you run your power analysis - with Encounter Power System (EPS) or from within Encounter Digital Implementation (EDI) System - you're probably familiar with the result directory. It will look something like VDD_125C_avg_1 and have lots of files inside. The first ones you probably look...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Tue, May 1 2012
Low Power Design in 2011 and Predictions for 2012
It's that time of year again - winding down towards the end of the year, taking some time with the family, and looking forward to returning refreshed for a new year. So what was the big news for low power in 2011 and what do we have to look forward to in 2012? It's sometimes humbling to look...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Thu, Dec 22 2011
Synthesis User Panel: Power Dominates Front End Design
What challenges are users facing in front-end IC design these days? According to presenters at a Q&A panel session at a Synthesis Community Event at Cadence Dec. 8, power minimization and optimization are at the top of the list. The panel included three user presenters, an ARM executive, and a Cadence...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Dec 19 2011
edaForum: Evolving Devices from “All in One” to “One for All”
This week I had the pleasure to attend and to present at the 11 th annual edaForum , held in Berlin, Germany. Coming back to my hometown and presenting at this conference was a real treat, even though the traffic was much worse than I remembered, mostly because on that day the Pope visited Berlin. The...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, Sep 26 2011
User View: Low Power Challenges at 40nm and Below
Low power design is hard enough at 65nm and above, and it poses additional challenges at 40nm and below, according to Alex Kuo, department manager at SoC design firm Global Unichip Corp. As noted in another Cadence Community blog post by Qi Wang, Kuo offered a presentation on low-power design at the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jun 21 2011
Freescale DAC Keynote: EDA Support Needed for Multi-Core Embedded Devices
Lisa Su, senior vice president and general manager at Freescale Semiconductors, needs some help from the EDA community. In a dynamic keynote speech at the Design Automation Conference June 7, she set forth a list of hardware and software design tool requirements for the oncoming generation of multi-core...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jun 8 2011
Page 2 of 4 (33 items)
< Previous
1
2
3
4
Next >