Home > Community > Tags > pinswap/FPGA
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

pinswap,FPGA

  • Create Optimum Pin Assignments for FPGAs on PCBs - Part 2 of 2

    In part 1 of this blog , I discussed a scenario that PCB designers working with FPGA-based boards are often faced with: getting pin assignments from FPGA and/or schematic engineers that can create serious PCB routing problems. In that blog I claimed that the upstream engineers can't accurately assess...
    Posted to PCB Design (Weblog) by briggins on Fri, Sep 6 2013
  • Create Optimum Pin Assignments for FPGAs on PCBs - Part 1 of 2

    In most FPGA-based boards, the PCB designer is on his own -- with little help from any tool -- to unravel what is often a routing nightmare. This can be caused by FPGA and/or schematic designs that have given little thought to the actual routing, inclucing layer stackup, crossovers, differential pair...
    Posted to PCB Design (Weblog) by briggins on Tue, Aug 27 2013
  • Place and route on SOC encounter

    Hello, I am a newbie at place and route operation. Can anyone please tell me how do you make sure that all the blockes i your design are arranged in a certain way while doing place and route . I mean I have like around 300 odd blockes to be eranged and I want them to be ordered row wise and column wise...
    Posted to Digital Implementation (Forum) by amythpai on Sun, Mar 17 2013
  • What's Good About FSP Planning Mode? Check Out 16.6!

    The Allegro FPGA System Planner (FSP) 16.6 release offers major improvements in Auto-interactive pin swap (“Planning Mode”) with the addition of “Auto pinswap” functionality. Using three different algorithms – Reassign Bundle Pins, Rake Order, and Breakout Order –...
    Posted to PCB Design (Weblog) by Jerry GenPart on Tue, Jan 29 2013
Page 1 of 1 (4 items)