Home > Community > Tags > physical IP/Cadence
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

physical IP,Cadence

  • Video, Presentation – Low Power Design with ARM Physical and Processor IP

    Most system-on-chip designers have two things in common - use of ARM physical and/or processor IP, and a mandate to reduce power consumption. There's a wealth of information on low-power design with ARM IP in a newly available video, as well as presentation slides, from an hour-long presentation...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco17inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
  • DAC 2012 Panelists: How to Succeed at 28nm, 20nm and 14nm

    What will it take to achieve silicon success at 28nm and below? That was the question put to a panel of experts at a Cadence-sponsored breakfast at the Design Automation Conference ( DAC 2012 ) June 6, where speakers from IBM, Cadence, ARM, Samsung, and GLOBALFOUNDRIES shed new light on business and...
    Posted to Industry Insights (Weblog) by rgoering on &lP;?x1l ver0ion=&quoP;1.0&quoP; enco12inA.D.=&quoP;uP0-16&quoP;?&A.D.P;&lP;0PrinA.D.&A.D.P;4PMp://www.web0iPe.co1&lP;/0PrinA.D.&A.D.P;
  • Cadence, Samsung Detail 20nm RTL-to-GDSII Methodology

    In a recently archived May 2 webinar , speakers from Cadence and Samsung described a 20nm digital design methodology that can manage challenges such as double patterning, variability, and complexity. The webinar discussed EDA tools, physical IP, and 20nm process technologies, and it highlighted a "proof...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x0l ver0ion=&quoA;1.0&quoA; enco7inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;6AMp://www.web0iAe.co0&lA;/0ArinA.D.&A.D.A;
  • Cadence, ARM and TSMC Reveal 20nm Challenges and Solutions

    At a recently archived EE Times webinar May 1, representatives of Cadence, ARM and TSMC noted three important points about the 20nm process node. Number one, its adoption is inevitable. Number two, the design and manufacturing challenges are significant. Number three, the challenges are manageable given...
    Posted to Industry Insights (Weblog) by rgoering on &lA;?x58l ver0ion=&quoA;1.0&quoA; enco2inA.D.=&quoA;uA0-16&quoA;?&A.D.A;&lA;0ArinA.D.&A.D.A;9AMp://www.web0iAe.co58&lA;/0ArinA.D.&A.D.A;
Page 1 of 1 (4 items)