Home > Community > Tags > phase noise/noise
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

phase noise,noise

  • Jitter from pnoise simulation

    I'm desinnig a Time to digital converter and I would like to simulate the jitter of a driven buffer having a rising time of 350 ps. In my schematic, the buffer is driven by vpulse (ideal CLK @ 2 MHz) and I would like to simulate his output jitter. My setting of pss simulation is as follow: Beat frequency...
    Posted to RF Design (Forum) by moez on Fri, Mar 9 2012
  • Cadence noise aware PLL design flow: have lock problem

    Hi All, It is a bit long story. I will try my best to explain it clear. Thanks for your patience to read it through and give me some feedback. Recently I tried to follow Cadence noise-aware PLL design flow (PLL Macro Model Wizard) to verify my design. (We got the PLL_workshop from Cadence already) I...
    Posted to RF Design (Forum) by lunren on Mon, Feb 6 2012
  • how to capture 1/f noise in spectre

    Hello I am designing a down-converter and need to capture 1/f noise corner. I need to find a way to capture the corner automatically after simulation (PSS and Pnoise) instead of using rulers to find it. Does anyone know how to grab it automatically? Thanks much in advance.
    Posted to RF Design (Forum) by pureck on Fri, Apr 9 2010
Page 1 of 1 (3 items)