Home > Community > Tags > phase noise
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

phase noise

  • Modeling Oscillators with Arbitrary Phase Noise Profiles
    When you need to include noisy oscillators in SpectreRF transceiver simulations, you have at least 3 options: 1) Semi-autonomous simulation is the most accurate approach, recommended whenever the transistor-level model of the oscillator is available. 2) rfLib/osc model is less accurate but it’s...
    Posted to RF Design (Weblog) by Tawna on Thu, May 24 2012

  • High frequency quadrature VCO design with good phase noise
    Hello everyone I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from...
    Posted to Custom IC Design (Forum) by rohan kr on Thu, Mar 29 2012

  • Re: Phase Noise vs frequency graph problem
    Hello Frank, Really appreciate your help..I have put my latest schematic in this post..if you have time to have a look...I haven't used the oscillator mode in pss analysis.. I have a few other problems too which i will be posting separately.. I am having trouble getting quadrature output..i.e. the...
    Posted to Custom IC Design (Forum) by rohan kr on Thu, Mar 29 2012

  • Re: RE: Phase Noise vs frequency graph problem
    Hello Tawna, I am very thankful for your reply...Read a lot of posts by you and Andrew in various topics and a fan of your knowledge and work.. I got the correct graph yesterday when I changed errpreset to 'moderate' and putting tstab as 60n..but the values of phase noise was aroung -140dbc/hz...
    Posted to Custom IC Design (Forum) by rohan kr on Thu, Mar 29 2012

  • Re: Phase Noise vs frequency graph problem
    Thanks Frank for replying. Yes, I have seen that post-it explains the equation which spectre uses to find the pnoise...but it doesnt help me to get the right graph with negative values of pn. I am doing the pss-pnoise simulation using the following settings: PSS : Harmonic Balance beat freq - 37.93G...
    Posted to Custom IC Design (Forum) by rohan kr on Wed, Mar 28 2012

  • Phase Noise vs frequency graph problem
    Hello I am a newbie engineer starting my career in IC design and working on a high frequency oscillator (38 GHz). I am using Cadence IC6.1.5-64b.500 version and using spectre simulator for the schemtic design and simulations. I am having doubts about my 'pnoise' analysis. All the research papers...
    Posted to Custom IC Design (Forum) by rohan kr on Wed, Mar 28 2012

  • Transient noise
    Hi , What does the transient noise tab in the analyses window of spectre means and what were the values should be given for noise max. ,noise min and bins if my oscillator is working at 450MHzand running for 150ns. Thanks in advance. with regards, Jithin
    Posted to Custom IC Design (Forum) by Jithin on Wed, Mar 21 2012

  • Jitter from pnoise simulation
    I'm desinnig a Time to digital converter and I would like to simulate the jitter of a driven buffer having a rising time of 350 ps. In my schematic, the buffer is driven by vpulse (ideal CLK @ 2 MHz) and I would like to simulate his output jitter. My setting of pss simulation is as follow: Beat frequency...
    Posted to RF Design (Forum) by moez on Fri, Mar 9 2012

  • Cadence noise aware PLL design flow: have lock problem
    Hi All, It is a bit long story. I will try my best to explain it clear. Thanks for your patience to read it through and give me some feedback. Recently I tried to follow Cadence noise-aware PLL design flow (PLL Macro Model Wizard) to verify my design. (We got the PLL_workshop from Cadence already) I...
    Posted to RF Design (Forum) by lunren on Mon, Feb 6 2012

  • SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!
    Some of you may remember the blog written several years ago " Shhhhh...SpectreRF Tutorials and AppNotes - One of Our Best Kept Secrets ". Well, the more things change...the more things stay the same! The location of these tutorials and appNotes still seems to be one of our best kept secrets...
    Posted to RF Design (Weblog) by Tawna on Mon, Jan 16 2012
Page 1 of 3 (23 items) 1 2 3 Next >