Home > Community > Tags > pcell/skill
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Saving signals inside schematic pcell?

    Hi all, I have a schematic pcell that represents an array of devices, parametrised by the number of devices in the array. Generation is fine, netlisting is good, but I'm having difficulty convincing ADE to save signals associated with the internal devices... It's actually rather puzzling: I have...
    Posted to Custom IC SKILL (Forum) by kvntien on Mon, Oct 21 2013
  • Parameters and pcells in ADE XL

    Hi all, I have a schematic pcell that generates an n-stage chain of (non-pcell) instances, each with different instance parameters. To do this, I have a pcell string parameter 'numStages' (also defined in the CDF for the cell), and something in the pcDefinePCell let block like n = atoi( numStages...
    Posted to Custom IC SKILL (Forum) by kvntien on Mon, Aug 19 2013
  • Adding description for the formal arguments in SKILL PCell

    I wish to add description for the formal arguments I have in my Skill Pcell code . And I want the description to be displayed in the edit form whenever the pcell is queried along with the arguments. What is the easiest way of doing it ?
    Posted to Custom IC Design (Forum) by Liji on Wed, Dec 5 2012
  • Re: Slotted Metal paths

    Hi Lawrence, thanks for your reply and thank you for the script. I agree about the age of the code. I was hoping there might have been some update to it based on its age and the ubiquitousness of the application. I would like to enhance the form input to accept user defined bus widths without limitation...
    Posted to Custom IC SKILL (Forum) by jaleco on Mon, Nov 5 2012
  • Re: Is it possible to parameterize a Multi Bit wire with vector expressions?

    Hi Wes, I wrote some Schematic PCell code for this type of problem a while back, it may not be tested fully!! Here it is: /*Description: Sample PCell code for a schematic and a symbol PCell that is designed to be a "wrapper" around an existing cell, in this case the resistor from analogLib...
    Posted to Custom IC Design (Forum) by skillUser on Thu, Feb 2 2012
  • How to know the name of the properties of the device without editing this property?

    For example: I want to know the name of length and width properties of the nmos without editing in these properties(its length and width) then using nmos->prop->?? that show me an array like the following ( "l" value "5u" valuetype "string" -----------) ( "w"...
    Posted to Custom IC SKILL (Forum) by dell1 on Wed, Apr 6 2011
  • User Presentation: Automatically Generated SKILL PCells Speed PDK Development

    Process design kit (PDK) developers have been using the SKILL language to code PCells (parameterized cells) for over two decades. SKILL is a flexible, extensible, Lisp-based language that can do just about anything a programmer wants to do. But is there an easier way to create PCells? Yes, according...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Dec 1 2010
  • Re: leLayerSize didn't work for pcell, is there any way around it?

    Hi Kathy, You cannot use le prefix functions in a PCell (or sch, ge etc. for that matter - check the documentation for a full list of what you can use). However, you have at least a couple of ways to achieve this functionality: use the dbLayerSize() function, or use the ?size and ?fromObj arguments to...
    Posted to Custom IC SKILL (Forum) by skillUser on Fri, Apr 2 2010

    Hi Sabyasachi, Your request is not clear at all, but it sounds like you might want to instantiate a PCell in another SKILL Pcell - if this is the case then there are two functions that you could use to do this: dbCreateParamInst and dbCreateParamInstByMasterName dbCreateParamInst( d_cellView d_master...
    Posted to Custom IC SKILL (Forum) by skillUser on Mon, Mar 1 2010
  • Re: automatic parametrised layout

    Hi Sabyasachi, In addition to what Quek has said, there are some sample SKILL PCell code examples in the installation hierarchy, and also a generic Process Design Kit ("gpdk") that you can look at and play with. Take a look in the following directories: <cds_install_dir>/tools/dfII/samples...
    Posted to Custom IC SKILL (Forum) by skillUser on Fri, Feb 5 2010
Page 1 of 2 (12 items) 1 2 Next >