Home > Community > Tags > part developer
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

part developer

  • Associating multiple symbols with one package

    Much like there are two symbols available for a resistor -- horizontal and vertical -- I have a second symbol for a part that I want to associate with the same package that already has one symbol associated with it. I have successfully created the symbol, but it is orphaned . . . it has no associated...
    Posted to PCB Design (Forum) by MEQueen on Wed, Apr 16 2014
  • ERROR(SPCODD-563): Following blocks have netlisting errors.

    Hi! I would like to ask what are the possible cause for this error when packaging? ERROR(SPCODD-563): Following blocks have netlisting errors. I can't locate the errors using markers. This was designed in other location and when was sent (through archive in project manager) to me for troubleshooting...
    Posted to PCB Design (Forum) by maberu on Tue, Jul 23 2013
  • Updating Part (Schematic Symbol) in Design Entry HDL

    Hi, I'm using Project Manager - Design Entry HDL in creating schematic diagram. I placed a diode symbol in the schematic diagram. After awhile, the diode symbol was modified (Pack_Type was added in the properties) in the PCB Librarian - Part Developer. How can I update the diode symbol in my schematic...
    Posted to PCB Design (Forum) by maberu on Thu, Jul 11 2013
  • Show Global Pins in Schematic Symbol / Snap to Grid

    In Part Developer under the PCB Librarian XL license, I'd like to create a schematic symbol (for TI ADS1299) with a a few logical pins (AVDD as an example) connected to multiple physical pins. I also want that logical pin to show on the schematic. Making the logical pin global hides it from the schematic...
    Posted to PCB Design (Forum) by nuengine on Fri, Jun 7 2013
  • Where is the Symbol editor "canvas" ?

    Hi friends, I have been using the part developer tool (v16.6) for creating the symbols but i am not able the see the symbols i have created. I understand that the symbols can be viewed in canvas. Could you please let me know how do i open/see/use this symbol editor canvas. Thanksin advance. Warm regards...
    Posted to PCB Design (Forum) by APKini on Tue, Nov 20 2012
  • Customer Support Recommended – Appnote on Implementing the Force-Sense Kelvin Connection

    The use of separate force (F) and sense (S) connections (often referred to as a Kelvin connection ) is a common requirement in the PCB design. The separate force (F) and sense (S) connection at the load eliminates any errors resulting from voltage drops in the force lead. The Kelvin Sense connection...
    Posted to PCB Design (Weblog) by Naveen on Thu, Aug 23 2012
  • Component Browser: Footprint is not defined for a part.

    Hi, After creating part/symbol in Part Developer using PCB Librarian, I tried to test the part in DE HDL through PCB Librarian. When I placed the part, Component Browser shows an error, Footprint is not defined for a part. What might be the cause of this error? But when I tried to export the schematic...
    Posted to PCB Design (Forum) by maberu on Thu, Jul 19 2012
  • Design Entry CIS to Design Entry HDL

    Hi! Is it possible to convert all symbols created in CIS into HDL? How? Thanks.
    Posted to PCB Design (Forum) by maberu on Tue, Jul 10 2012
  • PTF File

    Hi! How can I have one master PTF file? When I create parts in Part Developer, each part has its own PTF file. How can I have 1 PTF file for all parts? How should I link this master PTF file to the symbols? Thanks.
    Posted to PCB Design (Forum) by maberu on Tue, Jul 10 2012
  • How to have different pins named identically in part developer ?

    Hello everybody. I am working on Cadence 16.3 with capacitors which have a dip8 footprint. I want to create a symbol with part developer which has only two connections (pin 1 and pin 2). But, I do not manage to map a logical pin twice. And if I map my two pins as global pins (pin 1 mapped to 1,2,3,4...
    Posted to PCB Design (Forum) by romaric on Mon, May 23 2011
Page 1 of 2 (12 items) 1 2 Next >