Home > Community > Tags > package/PCB design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

package,PCB design

  • Allegro 16.6: Easing PCB Design for Multi-Gigabit/Second Signals

    Got a few picoseconds to spare? If you're a PCB designer working with a multi-Gbit/second serial link interface such as PCI Express 3.0 or a DDR memory interface, maybe not. Two new features in the Cadence Allegro 16.6 PCB design solution - announced today (Sept. 25, 2012) at PCB West - aim to help...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Sep 25 2012
  • Package to package clearance

    Hello everybody! Another newbie here! My issue goes as follows: I am building my component symbols libraries for my project, and am working with the design guidelines from the PCB manufacturer. There, they require what they call a " Placement Keepout Area to Neighboring Component Placement Keepout...
    Posted to PCB Design (Forum) by RiskCord on Thu, Aug 25 2011
Page 1 of 1 (2 items)