Home > Community > Tags > netlist
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

netlist

  • Orcad 16.2 Create Netlist

    Hi, I recently installed Orcad 16.2 on windows xp, and when in orcad capture there are no menus under tools. Has anyone seen this before, or know how to fix it? Thanks in advance. Martyn
    Posted to PCB Design (Forum) by Martyn91 on Fri, Oct 21 2011
  • NetList export from OrCAD to PADS or ALLEGRO

    Exploring more options to "communicate" through different CAD software. I'm now using Cadence Design Entry CIS to work on the schematic, and would like to export the netlist and import it into PADS and also ALLEGRO board design. For PADS, when I export the netlist through: Tools -->...
    Posted to PCB Design (Forum) by PCB EXPERT on Tue, Oct 18 2011
  • Warnings Creating a Netlist

    Hello i'm trying to make a PCB desing using the Cadence OrCAD Release 16.3, when i finish doing my schematic on Capture, and i try to create a netlist, there is a warning message that refers me to the "netrev.lst" file, i open it and there are this 2 errors: #1 WARNING(SPMHNI-192): Device...
    Posted to PCB Design (Forum) by EaCmBoThOm on Tue, Aug 23 2011
  • how to load ADE state in skill?

    Hello I need to create a netlist for a testbench cellview, in batch mode. Basically I want to have in the skill script smthing like: mysession = asiCreateSession(?simulator "spectre" ?lib LIB ?cell CELL ?view VIEW ?mode 'r') asiLoadState(mysession ?name "spectre_state1" ?option...
    Posted to Custom IC Design (Forum) by LarissaN on Wed, Jun 15 2011
  • Internal error with topology.c

    Hi, When I try to run a Spectre dc and trans simulation with my 8-bit-adder circuit, have an internal error stopping the simulation. I get the following messages in the spectre log window: 1) the usual "unable to compile ahdlcmi module library" message (which has not stopped my simulations...
    Posted to Custom IC Design (Forum) by CPete on Thu, Jun 2 2011
  • Exporting files

    Hello, Is it possible to export my spectre netlist file generated from my schematic into another environment so that I could use it as an input file for matlab and visual c++? Thx!
    Posted to Custom IC Design (Forum) by EveBell on Wed, Apr 27 2011
  • Encounter Netlist files

    Hello! If I have a transistor level schematic and my simulations show that my circuit is working correctly in virtuoso, how can I generate the verilog netlist and source code to be imported/included for Encounter to design the layout? Thanks in advance!
    Posted to Custom IC Design (Forum) by EveBell on Tue, Mar 29 2011
  • mentor netlist problems at upgrade orcad 10.5 to 16.3

    hi, recently I upgrade my orcad from version 10.5 to 16.3. I load my schematic that I draw in version 10.5 in version 16.3. The problem is when I create Mentor netlist I get something like this: net name at 10.5 version: N27490403 when I create netlist at 16.3 version I get: N27490403_digital , when...
    Posted to PCB Design (Forum) by alon123 on Thu, Feb 17 2011
  • My cadence orcad does't creat a netlist versions 16.3

    Hi everyone! new user of orcad i want to try to creat a board but i have a problem. My problem is that when i want to creat a netlist, nothing happend. Explanation: I creat a design on orcad (simple like rc circuit -> no rules problems and all components have their footprints) I select my project...
    Posted to PCB Design (Forum) by awawa on Sun, Jan 30 2011
  • Monte Carlo simulation in Ocean XL for a text-only netlist

    Hi, I have a netlist and I want to run Monte Carlo simulation. It looks like I need to use ADE XL / OCEAN XL to be able to run Monte Carlo simulation. I generated a script from ADE XL to use as a template and then changed the design command to point to the netlist as follows: design( "netlist"...
    Posted to Custom IC Design (Forum) by Soner on Tue, Apr 27 2010
Page 3 of 4 (40 items) < Previous 1 2 3 4 Next >