Home > Community > Tags > netlist
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

netlist

  • Need to place a pin on the symbol for an internal VerilogA signal
    I have an internal signal in my VerilogA code that is passed to another module, and it is not on this module's port list. But when netlisting, it complains that it wants a pin on the symbol for that signal. So my temporary solution is just to place it on the symbol and then as a no-connect on a schematic...
    Posted to Custom IC Design (Forum) by boast on Tue, May 7 2013

  • OrCAD capture Netlisting error
    Hi, Just wondering if anyone can help me out. I'm trying to simulate a schematic into PSpice but I keep gettting this message: Creating PSpice Netlist INFO(ORNET-1041): Writing PSpice Flat Netlist .\ Cannot remove file .\ ERROR Unable to create netlist file. Any Idea what this might be. I have a...
    Posted to Feedback, Suggestions, and Questions (Forum) by Lulaz on Tue, Mar 26 2013

  • Library Generation
    Hallo, I am creating a standard cell library. Should I generate Netlist including the load caps the schematic. if at all does it make any difference, including and ignoring load cas in Netlist used in Library generation.
    Posted to Custom IC Design (Forum) by GreenGraphene on Mon, Mar 25 2013

  • Netlisting to PCB editor, Errors.
    Hi, Im a Student who has to Create a PCB board for an end of year project. Im trying to creat a netlist in OrCad to PCB editor but i have 24 errors. Most are saying somthing similar to: #21 ERROR(ORCAP-36036): Multiple pin 11's which have different nets connected for U1: SCHEMATIC1, PAGE1 (7.90,...
    Posted to PCB Design (Forum) by Lulaz on Tue, Dec 11 2012

  • About Schematic and layout...
    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on Mon, Nov 19 2012

  • Re: About Schematic and footprints in orcad..
    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on Mon, Nov 19 2012

  • 16.5 New footprint from Package Designer to PCB Editor?
    Hello, I am a new 16.5 user. I designed some footprints in package designer as per the tutorials. I saved them in a folder as .psm and .dra parts. However when I go to create a netlist in Capture, or even to simply manually place the parts in PCB Editor neither I nor the software can find them. In PCB...
    Posted to PCB Design (Forum) by Grue42 on Tue, Oct 16 2012

  • Backannotation error
    I am new to PCB Editor and I am learing how to back annotate into Capture CIS. I am getting the following error : #1 ERROR(ORCAP-36055): Illegal character in \df12(5.0)-36dp-0.5v.normal\. #2 ERROR(ORCAP-36055): Illegal character in DF12(5.0)-36DP-0.5V. #3 ERROR(ORCAP-36055): Illegal character in \sm02b...
    Posted to PCB Design (Forum) by bweicher on Fri, Oct 12 2012

  • Reverse Netlist creation question
    So I am attempting to do something here that I have never done in Cadence. I have tried various approaches throughout the day and have gotten no where. Env: cadence IC514 (not my choice), using PVS DRC/LVS Objective: I was asked to resurrect an old design and import it into a new project env. The design...
    Posted to Custom IC Design (Forum) by srftech on Wed, Sep 5 2012

  • Cannot create netlist, CIS 16.3, Win7
    My work group runs OrCAD with success, and I have also. But my installation stopped producing netlists. Symptoms are: Create Netlist Netlist files directory value is not persistent -- I have to re-enter it. Same for location of allegro.cfg. Press OK, system is busy for about a second, and then nothing...
    Posted to PCB Design (Forum) by drteeter on Mon, Feb 13 2012
Page 1 of 4 (32 items) 1 2 3 4 Next >