Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > netlist/Virtuoso IC60
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

netlist,Virtuoso IC60

  • LVS Problem with Artist Flat Netlisting

    Hello, I encountered a LVS problem a week ago. I searched this forum before I post but I think my LVS problem is unique. Here is a section of the error log Begin netlist: Mar 27 11:49:11 2009 view name list = ("auLvs" "extracted" "schematic") stop name list = ("auLvs"...
    Posted to Custom IC Design (Forum) by weiz on Mon, Mar 30 2009
Page 1 of 1 (1 items)