Home > Community > Tags > net name
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

net name

  • Find the metal polygons having a pin

    I have some metal polygons in an instance and that is called in some other other celllview on which the pins are placed. I want to find only those the metal polygons which have pin label over them. I have written a code wherein the polygon is broken into rects and then pins are searched in the rects...
    Posted to Custom IC SKILL (Forum) by shazzy on Wed, Apr 9 2014
  • Reading Inherited Net names from the current cellview

    Hi, I am having difficulty reading the inherited net names of a schematic. I have a schematic with inherited connections for VDD!, VSS!, VNW! and VPW!. At the upper layer of hierarchy I have set the net expression properties to ensure these nets are connected to avdd, gnd, vsubn, vsubp. Starting from...
    Posted to Custom IC SKILL (Forum) by NiallDuncan on Wed, Jun 26 2013
  • Re: illegal characters of net name

    From the 16.2 doc set: Net name is limited to 30 printed characters, all except ! and ' The default maximum number of characters is 30. You can set the initial length for new designs to a maximum length of 255 by using the allegro_long_name_size environment variable (choose Setup - User Preferences...
    Posted to IC Packaging and SiP Design (Forum) by BillAcito on Wed, Jul 29 2009
Page 1 of 1 (3 items)