Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> nVidia
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
nVidia
ABV
acceleration
ADS
Allegro PCB Editor
AMD
ARM
assertion-based verification
Assertion-Driven Simulation
Bruggeman
CDNLive India
CDNLive!
CES
EDA360
embedded
Embedded Systems Conference
emulation
ESC
Formal Analysis
formal verification
Harris
HDI
High-Density Interconnect
HW/SW Integration
IEV
India
Industry Insights
ITRI
Konda
Logic Design
Mixed-Signal
Modi
MSV
Nethra Imaging
OrCAD PCB Editor
OVM
Palladium
PCB Design
PCB Layout and routing
playstation3
property-driven simulation
Rhode
RTL compiler
Schwartz
Silicon Hive
Simulation
SoC
software
System Design and Verification
System Development Suite
Tegra
TLM
Vinaya Singh
Lessons from CDNLive! India Best Paper -- Property Driven Simulation in IEV
Recently the CDNLive! India 2011 best paper award winner, "Complex IP Verification Methodology Using Property Driven Simulation in IEV," was published in TechOnline India. This is great news for the verification community because the techniques the NVidia authors describe have broad applications...
Posted to
Functional Verification
(Weblog)
by
TeamVerify
on Fri, Apr 13 2012
System Development Suite Is Key Draw at Embedded Systems Conference (ESC)
For press and analysts, the Cadence booth was the place to be at the Embedded Systems Conference (ESC) in San Jose, California, at 3:00 p.m. Tuesday May 3. That's when the shroud came off the covered booth and Cadence officially unveiled the System Development Suite , a new set of concurrent, connected...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 4 2011
NVidia Engineer Cites HW/SW Integration Challenges
One of the biggest challenges facing NVidia is the verification of software applications in the context of overall system designs, according to Narendra Konda, director of hardware engineering at NVidia. Konda was a speaker at the Cadence EDA360 introductory event at the San Jose Tech Museum April 27...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 5 2010
CES Provides Wake-Up Call for EDA
Since consumer electronics is the primary driver for IC and systems design, what happens at the Consumer Electronics Show (CES) should interest the EDA community. Any trends in new consumer devices will point the way to design challenges EDA tools will have to solve. From looking at blogs and media coverage...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jan 11 2010
From Cadence Earning Call This Week
In system development, we have focused on two key customer challenges. First, we are increasing their productivity by elevating design and verification to the next level of abstraction. This quarter, we announced the industry’s first transaction-level modeling, or TLM, design and verification flow...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Mon, Nov 2 2009
Expect the Unexpected - Using MSV Beyond MSV
I was just reading Rich Owen's post, "What I am Thankful for - The Geek Version" , and I cannot agree more on the creative and sometimes utterly crazy uses of technology that users find. More often than one would guess we ran into users who are trying some truly unexpected uses of technology...
Posted to
Logic Design
(Weblog)
by
grasshopper
on Mon, Dec 1 2008
SPB 16.2 release - Constraint Driven HDI PCB Design Flow
Today's SPB 16.2 release is significant for the Cadence Allegro and OrCAD families of products, but more importantly, I think it brings a lot of new functionality for PCB designers. I will be talking about the improvements in this release over a few blog posts in coming days and weeks. First and...
Posted to
PCB Design
(Weblog)
by
hemant
on Mon, Aug 18 2008
Page 1 of 1 (7 items)