Home > Community > Tags > mixed-signal verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

mixed-signal verification

  • bus value export to table

    I am working on an ADC. I would like to be able to export the value of the output bus to a table. Basically I have an n-bit hexadecimal bus and a trigger signal. I am using Visualization & Analysis XL. I would like to have a table on the screen or a file that reports the value of the bus on the falling...
    Posted to Mixed-Signal Design (Forum) by Bob Mounger on Fri, Aug 22 2014
  • Re: mixed signal simulation

    thanks for your valuable guidance.... sir, in my project i have designed one block in verilog.Now i need to integrate it to the remaining analog blocks. so i generate verilog netlist of the corresponding digital block. But after integrating it with analog block i need to check functional and transistor...
    Posted to Mixed-Signal Design (Forum) by KUMARJAYA on Thu, Jul 17 2014
  • Re: Switched Cap based System Noise Analysis

    Hi Andrew, Previously I gave some incorrect information. My flow is like that 1) Comparator sampling bandgap charge @ 400 Khz 2) Comparator sampling input charge @ 400 Khz but after 1. ( Phase lag ) 2) Caps are connecting disconnecting @ 2 Mhz Best Regards Abhishek
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Re: Switched Cap based System Noise Analysis

    Hi Andrew, Following are the details- 1) Comparator goes to unity feedback and then openloop - 222.22k 2) There are some caps and they either get connected b/w input of comparator and Supply or Input of comparator and ground- 2MHz 3) There is one switched cap BGREF. When comparator goes in unity feedback...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Re: Switched Cap based System Noise Analysis

    Hi Andrew, Thank you for being always first to answer. I referred your attachment before putting my query. But this says, it takes only one clock. In my system multiple switchings are happening and that too at different rates. Pardon my ignorance if I am not able to understand the material you attached...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Switched Cap based System Noise Analysis

    Hi, I am very new to noise analysis when it comes to switched capacitor based system. In my system I have a comparator which goes into unity feedback mode with some frequency. I have also a capacitor which either connects from input of comparator and ground or input of comparator and input to be compared...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Sat, Feb 8 2014
  • AMS simulation with VCD input file

    Hi, I am running an ams simulation with VCD input file. I did this with config view with ams template . I see my inputs are not correct. They are some random pwl signals. If I see my input file using simvision -wave <vcdFileName.vcd>, I see the signals are correct. I have attached signalInfo file...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Wed, Jan 15 2014
  • How to store the description or the condition of a specification of a design in ADE-XL

    Hi, I am wondering how could I store the description or the condition of a specification of a design in ADE-XL? Is that possible to customize the "Outputs Setup" tab of the main ADE XL canvas so that I can add a new column to store the condition? Thanks, hpan
    Posted to Mixed-Signal Design (Forum) by hapn on Mon, Nov 11 2013
  • ncelab: *F,AMSCBINER: Unexpected error encountered

    Hi, I am trying to run AMS simulation on IC6.1.5 but everytime I try to run the simulation, I get the following error at the elaboration stage: ncelab: *F,AMSCBINER: Unexpected error encountered when processing spice file during elaboration The help (nchelp) on the error says: irun/AMSCBINER = The program...
    Posted to Mixed-Signal Design (Forum) by beevlsi on Tue, Oct 22 2013
  • OSCILLATOR DESIGN

    I am new to AMS language and design and I am trying to model an oscillator with the following features : a. The oscillator operates at a default freq of say 32Khz, with tuning applicability from 20Khz to 50Khz. b. The oscillator operates in two power domains, one of 3.3v and other of 1.2v. c. When the...
    Posted to Mixed-Signal Design (Forum) by Sayantan55 on Sun, Sep 15 2013
Page 1 of 3 (29 items) 1 2 3 Next >