Home > Community > Tags > mixed signal design/veriloga/simulation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

mixed signal design,veriloga,simulation

Sorry, but there are no more tags available to filter with.
  • Mixed-Signal Simulation Speed Optimization

    After spending some time to setup a mixed-signal simulation, I reached a point where I can no longer increase the simulation speed. The chip core is referencing behavioral VHDL and a majority of the analog modules are represented by Verilog-A code. I am simulating using irun. I was wondering it if would...
    Posted to Custom IC Design (Forum) by TjaartOpperman on Tue, Jul 17 2012
Page 1 of 1 (1 items)