Home > Community > Tags > methodology/Conformal Low Power
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

methodology,Conformal Low Power

  • Friday Fun: Sabotage!

    In last week's episode , we saw the Dante Semi team finally adopting modern chip design techniques, and as a result things were finally going well for them. But then some strange things started to happen. At first they thought there were bugs in their new software, but in this week's episode...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, May 22 2009
  • Friday Fun: Dante Semi Adopting Modern Chip Design Techniques

    In this week's episode the team gets down to business, finally adopting modern chip design tools. All seems to be going really well, but then some strange things start to happen to the design. Good thing their new verification flow is able to catch them. But why are they happening? Click here if...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, May 15 2009
Page 1 of 1 (2 items)