Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> macros
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
macros
AMIQ
AOP
Aspect Oriented Programming
ClubT
coverage driven verification
coverage driven verification (CDV)
Coverage-Driven Verification
debug
define as
define-as
DVT
e
e language
eclipse
EDA
eRM
esl tlm synthesis rtl dac estimation planning
Functional Verificatioa
Functional Verification
funtional verification
hvl
IEEE 1647
IES
IES-XL
Incisive
Incisive Enterprise Simulator (IES)
innovation
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM-e
OVMWorld
simulation
Specman
specman elite
System Verification
SystemVerilog
team specman
tech tips
testbench
Testbench simulation
TLM
Trailblazer
uvm
verification
Verification methodology
when inheritance
when sub-typing
writing macros
Tips on Writing Macros in Specman e Language
In this blog, I will present some tips that can be very useful when you write e macros. We will see which kind of macro we should use for our purposes, and what options we can use to better define our macro. Let's begin by looking at the following simple example. Assume that you want to define a...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, May 22 2012
Support for e Language Macros in Amiq DVT Tool
DVT ( D esign and V erification T ools), a product offering from a 3rd party vendor, AMIQ , is for verification engineers working with e and SystemVerilog who are dissatisfied with the limitations of plain text editors and plain text searches (grep) when reading, writing or understanding source code...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jan 25 2011
e Templates and e Macros -- An Update for Specman Users
A couple of recent blogs have mentioned the feature of e templates, which was added to Specman relatively recently. If you are used to e macros -- the feature that has existed in the e language almost since forever -- you may wonder if it's not just the same concept in a different form. In other...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Oct 22 2010
e Templates: A Nifty Way To Create Reusable Code
Hi All, An e template (known as a parameterized type in other programming languages) is a feature that has been around for several releases and can be a great way of creating re-usable code. Templates can be used anywhere a user would like to create a single re-useable object that might operate on different...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Aug 10 2010
Editor For OVM Field Registration Macros
The OVM SystemVerilog Class Library has built-in automation for many service routines that classes need for printing, copying, comparing and so on. OVM allows you to specify the automation needed for each field and to use a built-in, mature and consistent implementation of these routines. For each field...
Posted to
Functional Verification
(Weblog)
by
Team genIES
on Mon, Feb 22 2010
Extending Multiple When-Subtypes Simultaneously
[For those of you that didn't / can't make it to a ClubT last week/this week , here is a meaty technical article from guest bloggers Matan Vax (R&D Architect), Yuri Tsoglin (R&D), and Dean D'Mello (CoreComp Architect)] When subtypes let you add properties and behavior to a struct...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Oct 20 2009
Tips on Using e Macros to Raise Abstraction and Facilitate Reuse
[Please welcome Yuri Tsoglin of Specman R&D to the guest blogging rostrum.] As my colleague Hilmar van der Kooij noted in a previous post, e 's "defined as computed" macro capability is a great way to condense repetitive blocks of code into a few easy to read, parameterized lines. Building...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Jul 15 2009
Using Macros for Repetitive Coding Tasks
For this post welcome guest blogger Hilmar van der Kooij. Hilmar is a Cadence Application Engineer for our Metric Driven Verification solutions. He has expertise in applying Metric Driven Verification both in simulation as well as formal analysis. Himar is based in beautiful Stockholm, Sweden. Besides...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, May 4 2009
Page 1 of 1 (8 items)