Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> low-power
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
low-power
20nm
28nm
8.1
adaptive
advanced verification
AMS
ARM
ASIC
assertions
AVS
body bias
Broadcom
BWRC
Cadence
CDNLive
CDNLive!
Common Power Format
Conformal Low Power
CPF
CPF 2.0
DAC
Design Automation Conference
Digital Implementation
digital Implementationg
digitally assisted analog
DPA
DVCon
DVFS
Dynamic power
EDA360 Tech on Tour
Encounter
encounter 8.1
Encounter Digital Implementation
Encounter Digital Implementation System 8.1
energy harvesting
ESL
freescale
frequency
Functional Verification
green
Hardee
Hathaway
IEEE 1801
IEEE 1801-2009
IES
Incisive
Incisive Enterprise Simulator
Industry Insights
IP
IR drop
Jan Rabaey
LDO
Liberty
library
Logic Design
low power
low power coalition
low-power design
LPC
Luke Lang
MDV
mixed signal
mixed-signal
MSV
MVt
OpenLPM
OVM
Palladium
power
power analysis
power gating
power shutoff
power shut-off
power-aware
Power-Efficient Design
PSO
PVT
Qi Wang
Qualcomm
reliability
RNM
RTL Compiler
scaling
shutoff
Si2
Silicon Integration Initiative
Silicon Realization
simulation
Simulation acceleration
Sorin Dobre
system power
SystemVerilog
tapeout
thermal
UPF
uvm
verification
voltage
webinar
wreal
New Incisive Low-Power Verification for CPF and IEEE 1801 / UPF
On May 7, 2013 Cadence announced a 30% productivity gain in the June 2013 Incisive Enterprise Simulator 13.1 release . Advanced debug visualization, faster turn-around time, and the extension of eight years of low-power verification innovation to IEEE 1801/UPF are the key capabilities in the release...
Posted to
Low Power
(Weblog)
by
Adam Sherilog
on Tue, May 7 2013
Ultra Low Power Benchmarking: Is Apples-to-Apples Feasible?
I noticed some very interesting news last week, widely reported in the technical press, and you can find the source press release here . In a nutshell, the Embedded Microprocessor Benchmark Consortium (EEMBC) has formed a group to look at benchmarks for ultra low power microcontrollers. Initially chaired...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Tue, Feb 12 2013
Packed House Expected for Cadence Low-Power Technology Summit
It looks like it might be standing room only for latecomers to the Low-Power Technology Summit at Cadence headquarters building 10 auditorium this Thursday (18 October). Registration has been very strong. I'm expecting a great day -- we have a full agenda covering multiple aspects of low-power design...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Tue, Oct 16 2012
Your First Low-power Verification Project - Webinar
So your team just specified its first design with power management circuits. The designers are telling you, its just a few power shut-off domains defined by CPF or UPF. The verification should be easy-peasy right? Wrong. Each domain has complete controls, isolation, and retention. As a verification engineer...
Posted to
Low Power
(Weblog)
by
Adam Sherilog
on Thu, Oct 11 2012
Free Low Power Summit – Dr. Jan Rabaey, ARM, Freescale, and More
If you're involved - or just interested - in any aspect of low-power electronics design, you'll find a lot of good information at a one-day Low-Power Technology Summit at Cadence headquarters in San Jose, California October 18. Highlighting the event is a keynote by Jan Rabaey , professor of...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Sep 24 2012
Low-Power Design Case Studies: 15 CDNLive! Papers So Far This Year
CDNLive! is back with a bang in 2012, with very strong support from the Cadence user community worldwide. We're three-quarters the way through the events at the time of writing -- you can see the whole program on www.cadence.com at the CDNLive! 2012 Worldwide page. Proceedings are published so far...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Mon, Sep 17 2012
Designer View – Low-Power IC Design Challenges and Solutions
The IC physical design team at Marvell Technology Group Ltd. has a tough challenge. They're under a lot of pressure to minimize power consumption as much as possible, while getting products out the door quickly. In a recorded presentation at the Cadence web site, Murali Natarajan, senior physical...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 23 2012
Mixed Signals from European Low-Power Designers
Early summer is a good time to visit Europe. I was there for the first couple of weeks in July, before most of Europe disappears on vacation. I spent my time mainly with customers in Germany, Ireland and the UK. It's not the weather that makes it a good time to visit - while it was nice in Germany...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Wed, Jul 25 2012
Improve Your Productivity With Rapid Adoption Kits (RAKs) for Encounter Digital Implementation (EDI) System and Sign-off Flow
As you know, Cadence Online Support is your 24/7 site for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've noticed new solutions, application notes, videos and other content are added daily. In this blog I want to highlight a new...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Jul 9 2012
What’s Hot for Mixed-Signal At DAC?
Analog/mixed-signal design is a hot topic at the Design Automation Conference! At DAC 2012 at San Francisco's Moscone Center next week (June 4-7), you can keep up with the latest developments in mixed-signal design methodology, including design, implementation and verification. You will find it is...
Posted to
Mixed-Signal Design
(Weblog)
by
QiWang
on Thu, May 31 2012
Page 1 of 6 (60 items) 1
2
3
4
5
Next >
...
Last »