Home > Community > Tags > low-power/Encounter
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

low-power,Encounter

  • Mixed-signal and Low-power Demo -- Cadence Booth at DAC

    0 0 1 556 3170 Cadence Design Systems, Inc. 26 7 3719 14.0 Normal 0 false false false EN-US JA X-NONE /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes; mso-style-priority:99; mso-style-parent...
    Posted to Low Power (Weblog) by QiWang on Fri, May 31 2013
  • Place and route on SOC encounter

    Hello, I am a newbie at place and route operation. Can anyone please tell me how do you make sure that all the blockes i your design are arranged in a certain way while doing place and route . I mean I have like around 300 odd blockes to be eranged and I want them to be ordered row wise and column wise...
    Posted to Digital Implementation (Forum) by amythpai on Sun, Mar 17 2013
  • Via Placement issue.

    Hi every one, I'm Lakshmi Prashanth, and i'm new to this encounter tool, I've got a problem., initially when i was moving the PG net over the Macros, tool was automatically placing the via's, But suddenly yesterday, some via's are deleted automatically, I don't know how, and If...
    Posted to Digital Implementation (Forum) by Leader on Tue, Feb 12 2013
  • Low-Power Design Case Studies: 15 CDNLive! Papers So Far This Year

    CDNLive! is back with a bang in 2012, with very strong support from the Cadence user community worldwide. We're three-quarters the way through the events at the time of writing -- you can see the whole program on www.cadence.com at the CDNLive! 2012 Worldwide page. Proceedings are published so far...
    Posted to Low Power (Weblog) by Pete Hardee on Mon, Sep 17 2012
  • Does Substrate Biasing Have a Future?

    At Cadence, we often get asked about various low-power design techniques: how well they work, what are the implementation and verification issues associated with them, and how effective they are at various process nodes. As a general trend we see aggressive power reduction techniques being adopted more...
    Posted to Low Power (Weblog) by Pete Hardee on Mon, Feb 6 2012
  • User View: Low Power Challenges at 40nm and Below

    Low power design is hard enough at 65nm and above, and it poses additional challenges at 40nm and below, according to Alex Kuo, department manager at SoC design firm Global Unichip Corp. As noted in another Cadence Community blog post by Qi Wang, Kuo offered a presentation on low-power design at the...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Jun 21 2011
  • How to Control Power Switch Rush Current

    While there are multiple techniques for reducing power consumption, shutting off power domains is the main method used to reduce leakage power consumption. In power shut-off designs, there are multiple aspects designers need to take care of, including IR drop, turn-on time, rush current, and the number...
    Posted to Low Power (Weblog) by SunilVGokhale on Wed, May 11 2011
  • Problems Importing OA Design from Virtuoso into Encounter

    Hello, While trying to perform place and route using Encounter I'm "encountering" errors importing my design from Virtuoso. When I try to import the design, I get the following: Reading tech data from OA Library 'NCL' ... FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu...
    Posted to Digital Implementation (Forum) by TruLogic on Mon, Jan 10 2011
  • Interview with SiRF's Nigel Foley on Low-Power Design

    Over the last three years, customers have been able to leverage the Cadence Low-Power Solution to tapeout their most complex designs. SiRF is no exception. However, in the case of SiRF, another secret weapon was used that made things even easier and cut design time significantly – SiRF leveraged...
    Posted to Digital Implementation (Weblog) by soheilm1 on Mon, May 4 2009
  • 'Back to School' in April? Are you Kidding?

    No, I am not kidding. in fact, we have planned several 'back to school' seminars throughout the nation to tell you all about the latest technology in digital implementation. If you are a current customer using SoC Encounter, then you would want to check this out. If you recently adopted the new...
    Posted to Digital Implementation (Weblog) by soheilm1 on Thu, Mar 19 2009
Page 1 of 2 (11 items) 1 2 Next >