Home > Community > Tags > low power/power design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

low power,power design

  • Don't Let Power Kill Your Project - What % LVT Should I Use?

    By Diego Hammerschlag Sr. Technical Leader Team FED A common question or requirement that designers have is the percentage of low voltage threshold (LVT) cells that should be allowed in a design. For those not familiar with LVT cells, they are special cells that have a lower voltage threshold and can...
    Posted to Logic Design (Weblog) by Team FED on Wed, May 13 2009
  • Pretty Scary, Huh Kids?

    In honor of Halloween, here are some horror stories about low power bugs. These are real bugs at real customers that would have led to real dead chips. Horror story #1: It was a dark and stormy night… Ok, it was around lunch time. But a customer had just spent three weeks coding a UPF file to...
    Posted to Logic Design (Weblog) by Rich Owen on Thu, Oct 30 2008
  • The History of CPF

    I’ve shied away from getting into the power format wars – honestly, the whole question kind of bores me. I think everyone can agree that specifying your power intent in a single file that drives all the tools in the flow is a good thing. The specifics of which create_power_domain is used...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Oct 27 2008
  • Power Management for Test: A Means of Addressing False Failures

    Engineering teams are tracing test failures back to IR/voltage drop during test mode. These false failures are impacting yield, profitability. We consider this to be a power management issue for test mode and should be approached as early as front-end design and carried through ATPG and pattern/vector...
    Posted to Logic Design (Weblog) by Ed JM on Thu, Oct 23 2008
  • Coarse PSO and the new Apple MacBook

    After a long day, I like to browse around the web, looking for interesting stories. Ok, yes, I’m a geek (as my daughter continues to remind me, accompanied by a roll of her eyes). But I found this story about the new MacBook too interesting to pass up. I agree with Seth that the most interesting...
    Posted to Logic Design (Weblog) by Rich Owen on Thu, Oct 16 2008
Page 1 of 1 (5 items)