Home > Community > Tags > low power
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

low power

  • Don't Let Power Kill Your Project

    By Diego Hammerschlag Sr. Technical Leader Team FED Power has gone from an imminent threat to the cause of multiple projects across several vendors going under. I have heard of multiple projects that had working RTL prototypes and were far into the backend flow only to find out that the power used would...
    Posted to Logic Design (Weblog) by Team FED on Tue, Mar 31 2009
  • 'Back to School' in April? Are you Kidding?

    No, I am not kidding. in fact, we have planned several 'back to school' seminars throughout the nation to tell you all about the latest technology in digital implementation. If you are a current customer using SoC Encounter, then you would want to check this out. If you recently adopted the new...
    Posted to Digital Implementation (Weblog) by soheilm1 on Thu, Mar 19 2009
  • New Features In CPF 1.1

    This is a guest post by Qi Wang, Sr. Architect for the Cadence Low Power Solution, providing more information on what is contained in the recently-announced CPF version 1.1 . There are many major improvements in the new Si2 CPF version 1.1, and I would like to provide more details on a few of them: Complete...
    Posted to Logic Design (Weblog) by Team FED on Tue, Mar 17 2009
  • Talk "Low Power" With The Experts

    I am very excited about an event that Cadence low-power R&D and technical experts are hosting in Europe and eventually in other regions. The nice part about this is that it allows for informal discussions between engineers. I recently sat down with one of the presenters to find out what these events...
    Posted to Digital Implementation (Weblog) by soheilm1 on Mon, Mar 9 2009
  • Turning the Downturn Upside Down

    Many bemoan the gloom and doom of the present economic situation, and it is true that some have been really hurt by it. Much is being discussed about the current downturn and its effect on virtually every industry. At the same time, there is also discussion of the 'upside of a downturn', where...
    Posted to Digital Implementation (Weblog) by Chi Ping Hsu on Fri, Feb 20 2009
  • Accurately Measuring Power

    I was browsing low power news the other day, and came across an interesting announcement from AMD regarding some new processors being released. http://news.cnet.com/8301-1001_3-10149696-92.html. These are follow up processors to their Shanghai core series. AMD has released both an energy efficient HE...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Feb 9 2009
  • How to Create a Repeating Power Switch Pattern with addPowerSwitch

    I mentioned in my last post that I'd been having lots of fun with power switches lately. One thing I learned how to do was to set up a regular pattern for my switch columns. My first stop for learning something new is always the documentation, but there are so many different options to the addPowerSwitch...
    Posted to Digital Implementation (Weblog) by Kari on Mon, Feb 9 2009
  • "ClubT" Newsletter Issue #3 Just Posted

    Specmaniacs and Other Trailblazers, The latest edition of the 'ClubT ' newsletter is now posted here , and once again there is exciting news around e , Specman, and Verification. Articles include: * Have you heard of OVM e ? * Incisive 8.2 Technology Update * Verification IP Portfolio E-x-p-a...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jan 27 2009
  • Flash: Qi Wang - Cadence Low Power Architect Presenting @ VLSI Conference in India

    Just a short note for those who will be attending the exciting 22nd International conference on VLSI design in India . Don't miss Dr. Qi Wang of Cadence, Senior Architect, who co-authored a paper and is co-presenting at this event @ 9am ! Location: New Delhi, India Date: January 8, 2009 Session:...
    Posted to Logic Design (Weblog) by Kenneth Chang on Tue, Jan 6 2009
  • What I'm Thankful For - The Geek Version

    Here in the US, it is approaching Thanksgiving. Traditionally at this time of year, people gather with their families and give thanks for their blessings over the year. Or at least that’s what the Hallmark Cards show. Blogs will traditionally be full of these kinds of happy, joyful thoughts. But...
    Posted to Logic Design (Weblog) by Rich Owen on Fri, Nov 21 2008
Page 18 of 20 (196 items) « First ... < Previous 16 17 18 19 20 Next >