Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> low power
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
low power
20nm
28nm
3D IC
3D-IC
ABV
AMS
analog
ARM
assertion-based verification
assertions
AVS
Cadence
CDN Live
CDNlive
CDNLive!
Common Power Format
Conformal
CPF
CPF 2.0
DAC
DAC 2012
DFM
digital implementation
DVcon
DVFS
Dynamic power
e
EDA
EDA360
embedded software
emulation
Encounter
Encounter Digital Implementation
Encounter Digital Implementation System 8.1
ESL
formal
Formal Analysis
formal verification
Freescale
Functional Verification
Hardee
High-level Synthesis
IEEE 1801
IES
IES-XL
IFV
Incisive
Industry Insights
IP
IR drop
logic desgin
Logic Design
Logic synthesis
low power coalition
low-power
low-power design
LPC
metric driven verification (MDV)
mixed signal
Mixed Signal Verification
Mixed-Signal
MSV
OpenAccess
OpenLPM
OVM
Palladium
Power
power analysis
power estimation
power gating
power management
power optimization
power shutoff
power shut-off
power-aware
PSO
Qi Wang
RTL compiler
shutoff
Si2
Silicon Integration Initiative
Silicon Realization
Simulation
SoC
software
specman
Synthesis
system level
SystemC
system-level
SystemVerilog
thermal
TLM
UPF
UVM
verification
VIP
virtuoso
voltage
wreal
Technical Webinars Hosted by the Experts - Don't Miss Them!
Starting June 23, 2009, Cadence technical experts will host a series of technical webinars on myriad of topics. During this free webinar series, you’ll discover possible solutions and best practices to overcome the challenges you may be facing today or ones you’ll soon be facing. Learn new...
Posted to
Digital Implementation
(Weblog)
by
soheilm1
on Thu, Jun 18 2009
Don't Let Power Kill Your Project - What % LVT Should I Use?
By Diego Hammerschlag Sr. Technical Leader Team FED A common question or requirement that designers have is the percentage of low voltage threshold (LVT) cells that should be allowed in a design. For those not familiar with LVT cells, they are special cells that have a lower voltage threshold and can...
Posted to
Logic Design
(Weblog)
by
Team FED
on Wed, May 13 2009
Interview with SiRF's Nigel Foley on Low-Power Design
Over the last three years, customers have been able to leverage the Cadence Low-Power Solution to tapeout their most complex designs. SiRF is no exception. However, in the case of SiRF, another secret weapon was used that made things even easier and cut design time significantly – SiRF leveraged...
Posted to
Digital Implementation
(Weblog)
by
soheilm1
on Mon, May 4 2009
Interview With Nimish Modi on Cadence's Focus
Our original Front-End Design (FED) R&D leader was Nimish Modi. He has now expanded his role here at Cadence to include systems-level and verification, in addition to FED. If you don't know him, he's a very insightful guy. I would encourage you to check out the interview he recently gave...
Posted to
Logic Design
(Weblog)
by
Team FED
on Thu, Apr 30 2009
WiMAX and the Road to Complete Independence From Network Cables: Sequans Communication's Latest Innovation on WiMAX Devices
Step into any Starbucks hotspot or Wi-Fi cafe, and you'll see something that was unthought of just 10 years ago: people working on laptops, accessing wireless internet at broadband speeds. I don't know about you, but to me, that is simply amazing. Imagine, 10 years ago we would have been content...
Posted to
Digital Implementation
(Weblog)
by
Design4Life
on Mon, Apr 27 2009
Leakage Overview and Reduction Techniques
The Low Power Design Community recently published a nice summary of the techniques folks use to control leakage power, from the process-level to architectural : And our own Steve Carlson is heavily quoted! Actually, one key point I would like to echo is the one about excessive performance margin. We...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Apr 17 2009
Friday Fun: Sweaty AE Finishes His Presentation
This is a continuation of last week's cliffhanger , when in the middle of a compelling presentation, the Sweaty AE from Cadence agitated Gronk, the unfrozen caveman marketing guy. These things happen. In this week's episode, the AE manages to get through the rest of the presentation and describe...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Apr 17 2009
Encounter Digital Implementation System 8.1 San Jose Live Blog
I'll be live blogging from the Cadence Campus in San Jose today. We're doing a seminar that focuses on the 8.1 release of the Encounter Digital Implementation System , and we'll be focusing on the following areas: Design Closure Mixed Signal Low Power Advanced Node Analysis & Signoff...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Tue, Apr 7 2009
Hot Topics List For Industry Insights Blog
Blogs are, by their nature, unpredictable – they cover developments that can’t be anticipated in advance. With sites like this, which will solicit outside content, you never know exactly what will show up. However, there are some topics that may be worth exploring in the Industry Insights...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 6 2009
Friday Fun: Power Becomes a Big Problem for the TNG Team
Here are the latest two episodes of "The Next Generation". In episode 7, the team is starting to discover some real power problems. Multi-vt is no longer enough at 65nm, and pushing things off to the back-end is also no longer an option. Jay, the physical designer, proposes multi-supply multi...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Apr 3 2009
Page 15 of 18 (176 items)
« First
...
< Previous
13
14
15
16
17
Next >
...
Last »