Home > Community > Tags > logic desgin
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

logic desgin

  • Introducing "Team FED"

    Today we are launching the "Team FED" blog. Similar to some of the other "Team" blogs here at Cadence, this will be focused on technical tips and tricks to help you get the most out of our products and methodologies. In our case, the focus is on Front-End Design, hence the "FED"...
    Posted to Logic Design (Weblog) by Team FED on Tue, Mar 3 2009
  • Accurately Measuring Power

    I was browsing low power news the other day, and came across an interesting announcement from AMD regarding some new processors being released. http://news.cnet.com/8301-1001_3-10149696-92.html. These are follow up processors to their Shanghai core series. AMD has released both an energy efficient HE...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Feb 9 2009
  • ChipEstimate.com IP Portal Wins 2009 DesignVision Award

    The ChipEstimate.com portal was recognized yesterday at DesignCon 2009 in Santa Clara with the 2009 DesignVision Award for best semiconductor IP tools. If you haven't visited the ChipEstimate.com site yet, check it out. It's an ecosystem comprised of over 200 of the world's largest IP suppliers...
    Posted to Logic Design (Weblog) by Jack Erickson on Thu, Feb 5 2009
  • Build ASICs With a Strong Ecosystem: A New Paradigm

    Building ASICs is a pretty much standard process - you may define your specification based on whatever constraints you have, pick your IPs if any, do a guess-timate of your entire chip so you can figure out the budget, then commit - plunk down the cash and commit resources so you can really do the work...
    Posted to Logic Design (Weblog) by Kenneth Chang on Thu, Feb 5 2009
  • Levels of Logic Analysis - A Thing of the Past? What's the Trend?

    For years as a designer, levels of logic analysis was a staple in the ASIC flows I worked on. Especially the last company (before I joined Cadence), the ASIC vendor we worked with forced us to abide by their Levels of Logic analysis metric before moving onto the next milestone. It seemed to work, to...
    Posted to Logic Design (Weblog) by Kenneth Chang on Wed, Jan 7 2009
Page 2 of 2 (15 items) < Previous 1 2