Home > Community > Tags > logic desgin
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

logic desgin

  • Logic Design and Test Design: Do they need each other?

    Cadence has moved from traditional methods and product offerings for silicon test in favor of a new direction, which answers the title question. In 2008, Cadence recognized that while the Encounter Test product had outstanding quality of results, ease-of-use was lacking. What was perhaps most important...
    Posted to Logic Design (Weblog) by Ed JM on Sat, Apr 17 2010
  • Wrapping Up 2009 With Some Reflections

    As many of my customers mentioned and no surprise, 2009 was a tough year. Regardless though, designs continued to get pumped out the door by aggressive design teams, putting products in eager customer hands. I constantly get mesmerized by the number of people who are buying iPhones, including co-workers...
    Posted to Logic Design (Weblog) by Kenneth Chang on Wed, Dec 23 2009
  • Innovation != Invention

    There's a common misperception, especially in technology fields, that invention and innovation are interchangeable terms. Innovation is a new solution to a problem, a new way of doing things, something that creates new markets and categories. Yes, an invention can enable innovation, but it is not...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Nov 3 2009
  • SoC and remodeling cost estimation

    Over at Cadence's Industry Insights blog by Richard Goering , he has a great writeup of a panel at the Virtual SoC Conference entitled "Are SoC Development Costs Significantly Underrated?" In it, there was a great analogy comparing a chip design project to a home remodeling project. This...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Oct 6 2009
  • How Do Logic Designers Become Rock Stars?

    Cadence's new Chief Marketing Officer, John Bruggeman just published a guest post over at one of my oft-read blogs, EDA Graffiti . In it he talks about Intel's "rock stars" - our logic design brethren - and how the model of relying on these rock stars to design your chips is no longer...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Sep 22 2009
  • DesignWare and AmbitWare Demystified - Why and When to Avoid?

    By Diego Hammerschlag Sr. Technical Leader Team FED Most, if not all, synthesis tools today support the use of Synopsys DesignWare or a vendor specific brand of <vendor>Ware such as Ambit's AmbitWare, Cadence's ChipWare and others. I have been frequently asked on the purpose of <vendor>Ware...
    Posted to Logic Design (Weblog) by Team FED on Fri, Jul 24 2009
  • New White Paper: Routing Congestion De-Mystified

    Even though routing congestion sounds like a physical design problem, it can cause chip projects to miss schedules, miss performance targets, or result in a larger die size. These are problems that are shared across the project, so if you want to control the success of your chip design project, it is...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Jun 16 2009
  • Don't Let Power Kill Your Project - What % LVT Should I Use?

    By Diego Hammerschlag Sr. Technical Leader Team FED A common question or requirement that designers have is the percentage of low voltage threshold (LVT) cells that should be allowed in a design. For those not familiar with LVT cells, they are special cells that have a lower voltage threshold and can...
    Posted to Logic Design (Weblog) by Team FED on Wed, May 13 2009
  • Interview With Nimish Modi on Cadence's Focus

    Our original Front-End Design (FED) R&D leader was Nimish Modi. He has now expanded his role here at Cadence to include systems-level and verification, in addition to FED. If you don't know him, he's a very insightful guy. I would encourage you to check out the interview he recently gave...
    Posted to Logic Design (Weblog) by Team FED on Thu, Apr 30 2009
  • Friday Fun: Power Becomes a Big Problem for the TNG Team

    Here are the latest two episodes of "The Next Generation". In episode 7, the team is starting to discover some real power problems. Multi-vt is no longer enough at 65nm, and pushing things off to the back-end is also no longer an option. Jay, the physical designer, proposes multi-supply multi...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, Apr 3 2009
Page 1 of 2 (15 items) 1 2 Next >