Home > Community > Tags > layout
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

layout

  • Schematic and Layout

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on 11-19-2012
  • About Schematic and layout...

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on 11-19-2012
  • Re: About Schematic and footprints in orcad..

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on 11-19-2012
  • Membrane PCB Design

    Hello, Can any one please tell about membrane PCB Design,now i am designing a remote in that we are using membrane switches.
    Posted to PCB Design (Forum) by gvsatish11 on 11-16-2012
  • pins visible but pin names invisible in instance in layout/layout XL

    We have a problem in 5.1 layout or layout XL that some of the pins we put in our layout (at the top level of a large design) do not show visible names when we instance the cell at the next level up and hide the insides (using ^f), even after turning on the editor display options "instance pins"...
    Posted to Custom IC Design (Forum) by tdtg on 11-02-2012
  • What's Good About Allegro PCB Editor Stipple Highlighting? See for Yourself in 16.5!

    The 16.5 Allegro PCB Editor now has the added ability to accentuate objects and layers in Allegro PCB Editor by providing pattern support. Read on for more details … Stipple pattern support is provided through the assign color, highlight and color commands. The assign color command allows you...
    Posted to PCB Design (Weblog) by Jerry GenPart on 10-23-2012
  • What's Good About Allegro PCB Editor PDF Publisher? See for Yourself in 16.5!

    Starting with release 16.5, it is possible to export data from Allegro PCB Editor into PDF files. PDF files are more portable and secure in comparison to .brd files and can be used by customers to share a subset of design data with their vendors who do not need direct access to design data. PDF files...
    Posted to PCB Design (Weblog) by Jerry GenPart on 09-25-2012
  • Reverse Netlist creation question

    So I am attempting to do something here that I have never done in Cadence. I have tried various approaches throughout the day and have gotten no where. Env: cadence IC514 (not my choice), using PVS DRC/LVS Objective: I was asked to resurrect an old design and import it into a new project env. The design...
    Posted to Custom IC Design (Forum) by srftech on 09-05-2012
  • Back annotate / Netlist Update

    I'm new to Orcad so bear with me. I've been using Orcad 16.2 Capture and Layout. The schematic was created in capture and then the board was laid out. In the board, I changed some parts (both name and footprint) as well as some netlists. How do I update the schematic to reflect this? I tried...
    Posted to PCB Design (Forum) by nicknails on 08-17-2012
  • User View: A 20nm Custom IC Constraint-Driven Flow

    If the semiconductor industry is going to ramp up for 20nm design, a custom IC flow that can handle this process node is essential. This flow will require more automation than previous nodes. In a recorded audio presentation at the Cadence web site Francois Lemery, member of the Technology R&D group...
    Posted to Industry Insights (Weblog) by rgoering on 07-25-2012
Page 5 of 18 (172 items) « First ... < Previous 3 4 5 6 7 Next > ... Last »