Home > Community > Tags > layout/Allegro PCb
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

layout,Allegro PCb

  • Membrane PCB Design

    Hello, Can any one please tell about membrane PCB Design,now i am designing a remote in that we are using membrane switches.
    Posted to PCB Design (Forum) by gvsatish11 on Fri, Nov 16 2012
  • Greeting to all guys here

    Hello, guys, it is my first time to know you here. This is Jack from SOPPCB TECHNOLOGY in Shenzhen, China, we are a factory to make PCB fabrication and assembly for nearly 10 years. If any one here need to make PCB boards, pls contact me. Jack soppcbtech at gmail dot com SOPPCB
    Posted to PCB Design (Forum) by SOPPCB on Fri, Feb 17 2012
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on Thu, Sep 2 2010
  • LIBRARY REVISION VISIBILITY

    We currently distribute our global library over a network folder using hard coded Enviromental Veriables. The problem is that we have no way of knowing when the library was last updated. This can cause users to be un-aware of recent library updates or if they are using old revisions of the library (due...
    Posted to PCB Design (Forum) by Jonah Stephenson on Thu, Aug 19 2010
  • Cadence 14.0 : DRC error Line to SMD Pin Spacing

    Hello, I route a board on Cadence 14.0 and have an unknown problem. Each time I try to connect 2 pins of a same net, I have 2 DRC errors : Line to SMD Pin Spacing. More over, when I connect these 2 pins, it is not automaticaly directed to the center of the second pin. Is thre anyone who can help me ...
    Posted to PCB Design (Forum) by romaric on Wed, Jul 7 2010
  • Database Error while Generating Artwork

    I'll start from the beginning: - I was working in a design and OrCAD PCB Designer crashed saying "Orcad has encountered an error and needs to close." or something to that effect. Then I clicked ok and the program shut down. - I opened it back up and continued to work. Everything seemed...
    Posted to PCB Design (Forum) by melview1 on Fri, May 28 2010
  • Automatic Routing Update From Constraint Change

    Hi Folks, I am in Allegro 16.2 and I have had to create a new Physical Constraint Set (PCS/Physical CSet) for which I want several nets and DPr(differential pair)/nets ro reference. I have changed the values for Line Width,Neck etc and they have saved. Is there a way to have these changes: 1) populate...
    Posted to PCB Design (Forum) by Thomas M on Tue, Dec 15 2009
  • Assigning a Net to an Unassigned Shape

    I am using Allegro PCB Editor 16.2. I have a symbol (dra file) that has 8 top-layer shapes in it. These shapes are not connected to eachother. Within each shape, I placed a pin which I would like to be electrically connected to its respective net and the shape to be connected to the pin's net (in...
    Posted to PCB Design (Forum) by melview1 on Mon, Dec 14 2009
Page 1 of 1 (8 items)