	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

latency,Industry Insights

Martin Lund Keynote: Time to Rethink Semiconductor IP “Reuse”

People have been talking about semiconductor IP "reuse" for many years, but is IP really reusable as is? It's increasingly unlikely, according to Martin Lund (right), senior vice president of the SoC Realization Group at Cadence. In a recent keynote speech, Lund said that continuous changes...

Posted to Industry Insights (Weblog) by rgoering on Wed, Dec 19 2012
MemCon Panelists Chart Future of Semiconductor Memory

Density, power, bandwidth, latency - all of these memory attributes will improve during the next few years, according to panelists at the MemCon 2012 conference Sept. 18. But don't underestimate the challenges, don't expect to replace NAND and DRAM, and forget about the dream of a "universal"...

Posted to Industry Insights (Weblog) by rgoering on Wed, Sep 26 2012
MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem

Do you think memory is a boring, slow-moving technology? That's definitely not the case, according to Martin Lund (right), senior vice president at Cadence and keynote speaker at the MemCon 2012 conference Sept. 18, 2012. Lund asserted that these are "exciting times" for a semiconductor...

Posted to Industry Insights (Weblog) by rgoering on Tue, Sep 18 2012
Video: Enabling Next-Generation DRAM with DDR4, LPDDR3, and Wide I/O

If you want low-power, high-bandwidth access to off-chip DRAM, you're going to have to do some creative design work. A recent video presentation provides a good overview of some of the challenges, and shows how more intelligent memory controller and PHY IP is needed to support next-generation standards...

Posted to Industry Insights (Weblog) by rgoering on Wed, Aug 1 2012
ARM TechCon Paper: Why DRAM Latency is Getting Worse

There's a general view that everything gets faster and better as technology advances, but when it comes to external memory latency, that's not the case. In a recent ARM TechCon paper Marc Greenberg, director of product marketing at Cadence, showed why DRAM latency is increasing and discussed...

Posted to Industry Insights (Weblog) by rgoering on Thu, Nov 17 2011

Page 1 of 1 (5 items)

Popular Tags

Email

Share

Subscribe

Contact Us

latency,Industry Insights

Martin Lund Keynote: Time to Rethink Semiconductor IP “Reuse”

MemCon Panelists Chart Future of Semiconductor Memory

MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem

Video: Enabling Next-Generation DRAM with DDR4, LPDDR3, and Wide I/O

ARM TechCon Paper: Why DRAM Latency is Getting Worse