Home > Community > Tags > irun
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • passing IRUN command-line arguments into vsif file?

    Hi, I use command-line arguments in my script and it looks like this irun ... +define+MY_ARG ... I can run stand-alone simulation with different MY_ARG to different tests. How can I reuse my script in a vsif to launch regression of all tests? Is there a way to define an attribute so I can specify MY_ARG...
    Posted to Functional Verification (Forum) by xzhao on Wed, Sep 8 2010
  • Testbench with non-unique module names in sub-blocks

    I have a testbench where I am trying to simulate two separate designs that share some module names within their designs. For example, one is a bus controller and the other is bus master and each has a module named InterfaceIo. When I try to simulate there is a conflict of multiple modules with the same...
    Posted to Functional Verification (Forum) by mattyc on Wed, Apr 14 2010
  • loading VHPI library on irun

    Hi, I am trying to load vhpi library for irun simulation. I used -loadvhpi option but it doesn't seem working correctly. even I cannot see loading failure messages. Could you please help me how to load vhpi library on irun? This VHPI library was used for ncsim. Can I use the same so file for irun...
    Posted to Functional Verification (Forum) by yongh on Tue, Mar 2 2010
  • Specman with irun

    Hello all, I am using Specman 82 and Incisiv 92 (we were unable to get specman to work on Incisiv92 on redhat5, we have already submitted a request regarding the integration of specman and IES-xl). For now we are using specman as a standalone simulator for 'e' files and Incisive for verilog/vhdl...
    Posted to Functional Verification (Forum) by Vinayhonnavara on Wed, Nov 25 2009
Page 3 of 3 (24 items) < Previous 1 2 3