Home > Community > Tags > ip
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Specman, e, and EDA360

    The EDA industry is all abuzz over the new vision paper "EDA360 - The Way Forward for Electronic Design" ; and for good reason - in 2010 the electronics world is finally starting to transform in ways that have been long anticipated by Specmaniacs and our "Trailblazer" program partners...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jun 8 2010
  • EDA360 And The "Paperback Computer"

    Have you ever heard an assertion that's so intriguing and farsighted that it sticks in your mind over a period of years; even decades? Imagine that the given thought is so resonant, that whenever a related innovation appears the idea is instantly recalled as if you were just talking about it. For...
    Posted to Functional Verification (Weblog) by jvh3 on Thu, Jun 3 2010
  • Q and A: How SoC Realization Enables IP Integration

    Systems-on-chips (SoCs) are more than just silicon. In the EDA360 vision, SoC Realization refers to the development of complete SoCs along with "bare metal" (hardware dependent) software. In this interview Vishal Kapoor, vice president of product management at Cadence, describes SoC Realization...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jun 3 2010
  • EDA360 Is More Than Design IP Plus Software Drivers

    I checked my Linked-In messages the other day and saw a survey by Girish Patil with the provocative question "Is EDA360 the same experiment that Phoenix Technology tried a decade ago with the acquisition of Virtual Chips and Sand Micro?" Well, that was an interesting link between my past professional...
    Posted to Functional Verification (Weblog) by tomacadence on Thu, May 27 2010
  • Open Integration Platform – Redefining “Silicon” IP

    One of the most interesting features of the Cadence Open Integration Platform , introduced May 5 at the CDNLive! EMEA conference, is that it offers a new view of how silicon IP should be provided. In fact, the term "silicon IP" may have to be revised, because we're now talking about an...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 6 2010
  • What Does EDA360 Mean for Verification Engineers?

    I trust that most of you have seen the recent flurry of blog posts and articles about the new Cadence " EDA360 " vision. I was working on a blog entry on how this links to my world of verification when I saw my colleague Jack Erikson post " What Does EDA360 Mean for Logic Designers? "...
    Posted to Functional Verification (Weblog) by tomacadence on Mon, May 3 2010
  • What does EDA360 mean for logic designers?

    If you've seen all the buzz this week about Cadence's EDA360 vision for a major shift in the EDA industry, you may be wondering as a logic designer - "where do I fit? Does Cadence still care about what I do?" The short answer is that what we've traditionally referred to as "logic...
    Posted to Logic Design (Weblog) by Jack Erickson on Wed, Apr 28 2010
  • The new ChipEstimate.com: The place to be for IP

    If you are not yet familiar with the ChipEstimate.com site.....first, why not? It is the leading portal for design IP with over 200 IP suppliers and over 8,000 components available. The team behind the site has been hard at work making it an even more compelling destination for all things IP. For instance...
    Posted to Logic Design (Weblog) by Jack Erickson on Wed, Apr 21 2010
  • Presentation: Rethinking Software-as-a-Service For EDA

    One of the more startling statements at the recent Electronic Design Processes (EDP) workshop came in a presentation from James Colgan, CEO of Xuropa . At one point he appeared to be saying that software-as-a-service ( SaaS ) is not the right model for EDA, at least not for quite some time. But Xuropa...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Apr 21 2010
  • DesignCon Panel: “Total” IP Solutions Fuel SoC Integration

    Panelists at DesignCon Feb. 3 agreed that just shipping RTL code for silicon IP is far from sufficient. But what comprises a “total” IP solution for SoC integration? That’s a little more complicated, and it fueled a good discussion with panelists from Arasan Chip Systems , Atrenta ...
    Posted to Industry Insights (Weblog) by rgoering on Fri, Feb 5 2010
Page 16 of 17 (170 items) « First ... < Previous 13 14 15 16 17 Next >