Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> internet of things
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
internet of things
10nm
14nm
14XM
20nm
3D
3D extraction
3D-IC
7 nm
ACE
Alberto Sangiovanni-Vincentelli
Amphion Forum
AMS
AMS Designer
amsDmvmv
analog
analog behavioral models
analog/mixed-signal
applications
application-specific
apps
ARM
ARM Cortex-M
automotive electronics
benchmarks
biology
burning printer
Cadence
Cadence CEO
carbon nanotubes
CDN Live!
CDNlive
CDNLive 2013
CDNLive Silicon Valley
ChipEstimate
cloud
CLP
collaboration
common platform
common platform forum
communications
Conformal Low power
Cortex-A7
Cortex-A9
Cortex-M0
Cosmic Circuits
CoWoS
CPF
cyber
cyber attacks
DAC
DAC 2011
DAC 2013
DAC keynote
Design Automation Conference
design costs
device security
Double Patterning
DVCon
DVCon 2013
EDA
EDA companies
EEMBC
electronics
embedded software
embedded systems
Embedded World
FinFets
GlobalFoundries
IBM
Incisive
Industry Insights
IP
Lip-bu Tan
lithography
low power
low-power
low-power design
microcontrollers
mixed signal
mixed-signal
mixed-signal low-power
Mobile
Samsung
Schematic Model Generator
Schirrmeister
security
semiconductors
System Development Suite
triple patterning
TSMC
ULP
ultra low power
verification
Verilog AMS
Verilog-AMS
virtual platforms
virtual prototypes
Virtuoso
Virtuoso environment
wreal
DAC 2013: Wild ride through the mind of Alberto Sangiovanni-Vincentelli
AUSTIN, Texas--Mobile is dead. The Swarm. Cyber-physical systems. The age of gods and man. The "Bio-Shack." EDA and embedded. Turkey designers. System resiliency. If you connect those dots together you end up in only one place: The mind of U.C. Berkeley professor and EDA luminary Alberto Sangiovanni...
Posted to
The Fuller View
(Weblog)
by
Brian Fuller
on Fri, Jun 7 2013
Cadence CEO at DAC 2013: 'I've Doubled, Tripled Down on Semiconductor Investment'
AUSTIN, Texas-The semiconductor business may not be sexy in the eyes of most investors, but then again not everyone sees the upside the way Lip-Bu Tan does. Tan, Cadence's CEO and a longtime and successful venture capitalist, said he's "doubled and tripled down" on investments in the...
Posted to
The Fuller View
(Weblog)
by
Brian Fuller
on Tue, Jun 4 2013
Freescale CEO at DAC 2013: “Internet of Things” Brings Opportunities, Challenges
The "Internet of Things" has become a common buzzword, but what potential does it bring, and what design challenges must be overcome to create it? Freescale president and CEO Gregg Lowe has done some serious thinking about these issues, and he shared his thoughts in an entertaining keynote...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 3 2013
Mixed-signal and Low-power Demo -- Cadence Booth at DAC
0 0 1 556 3170 Cadence Design Systems, Inc. 26 7 3719 14.0 Normal 0 false false false EN-US JA X-NONE /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes; mso-style-priority:99; mso-style-parent...
Posted to
Low Power
(Weblog)
by
QiWang
on Fri, May 31 2013
Mixed-Signal -- Successful Tech-on-Tours, Huge Focus at DAC 2013
We just completed some hugely successful Mixed-Signal Tech-on-Tours in North America. I am back in San Jose after this whirlwind trip that covered 9 cities in 4 weeks. Even though being on the road does get tedious, what kept me excited was the enthusiasm shown among Cadence customers for the Mixed-Signal...
Posted to
Mixed-Signal Design
(Weblog)
by
Sathish Bala
on Fri, May 31 2013
Lip-Bu Tan at CDNLive 2013: Opportunities and Challenges for Electronics, and How Cadence Can Help
Lip-Bu Tan, Cadence president and CEO, is excited about ongoing innovation within the electronics industry - but he's also aware of challenges such as advanced node lithography, complexity, time-to-market, and rising design costs. In a keynote speech at the CDNLive Silicon Valley conference March...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 12 2013
"Smart Devices" and How They Affect Your Mixed-Signal SOC Verification
We are seeing a huge trend -- the mobile revolution is changing the way we go about our everyday lives. Gone are the days where the term 'Internet' was associated with a PC or Mac. The smartphone revolution has changed how the data is consumed and used by consumers and businesses. For example...
Posted to
Mixed-Signal Design
(Weblog)
by
Sathish Bala
on Mon, Feb 25 2013
Application Specific System-Design and Verification at Embedded World and DVCon
This week (February 25 th 2013) is a busy one for system development and the Cadence System Development Suite in particular. For mobility, the place to be is Barcelona -- the Mobile World Congress will show the latest in everything mobile and connected. For Embedded Systems development the place to be...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, Feb 25 2013
Ultra Low Power Benchmarking: Is Apples-to-Apples Feasible?
I noticed some very interesting news last week, widely reported in the technical press, and you can find the source press release here . In a nutshell, the Embedded Microprocessor Benchmark Consortium (EEMBC) has formed a group to look at benchmarks for ultra low power microcontrollers. Initially chaired...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Tue, Feb 12 2013
Common Platform Forum Keynotes: 14nm FinFETs and Beyond
How far can we continue to scale semiconductors? 14nm FinFET technology is the next major move, but that's far from the end of the story, according to keynote speakers at the Common Platform Technology Forum in Santa Clara, California Feb. 5, 2013. The keynotes, still available for on-line viewing...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 6 2013
Page 1 of 2 (12 items) 1
2
Next >