Home > Community > Tags > interconnect/chip stacking
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

interconnect,chip stacking

  • Circuit Design Trends: 3D-ICs Extend Scaling

    Nearly 20 years after Mark Bohr's shot heard-round-the-world on interconnect scaling and circuit design, Paul Franzon is trying to sound the all-clear. Sort of. Bohr, you'll recall, stood up at the International Electron Devices Meeting and presented his famous circuit design paper " Interconnect...
    Posted to The Fuller View (Weblog) by Brian Fuller on Tue, Jul 30 2013
Page 1 of 1 (1 items)