Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> industry insights/acceleration
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
industry insights,acceleration
accelerated VIP
accelerator
Advanced Verification Topics
Amazon
AVIP
Blake French
broadcom
Cadence
CDNLive!
coverage metrics
DAC
DAC 2011
DAC party
DAC: DAC panel
Debug
debugging
Denali
Design Automation Conference
development platform
DPI
DVCon
e language
EDA360
EDA360 Theater
embedded software
emulation
emulator
Formal Analysis
formal verification
FPGA
FPGA prototyping
FPGA-based prototyping
Functional Verification
hardware/software integration
HW/SW Integration
IBM
IC verification
ICE
in-circuit acceleration
in-circuit emulation
Incisive
Intel
kernel
Konda
low power
MDV
memory models
MIC
mixed-signal verification
multi-core
multi-language
nVidia
OVM
Palladium
Palladium XP
Patel
PCI Express
Poorna
Power
protocols
prototypes
SCE-MI
Simulation
software
software deveopment
specman
Specman-based emulation
Stanford
Synopsys
System Development Suite
system level
system realization
SystemC
system-level
SystemVerilog
temporal
testbench
testbench interface
transaction
transaction-based acceleration
USB
UVCs
UVM
UVM-MS
verification
verification book
Verification Computing Platform
Verification IP
verification plan
VIP
VIP Catalog
virtual platforms
virtual prototoyping
virtual prototype
virtual prototypes
virtual prototyping
Virtual System Platform
virtuaul prototypes
vPlan
Xuropa
User Presentation: Adapting a Specman “e” Simulation Testbench to Emulation
When Intel engineers were asked to verify one of the company's largest Many Integrated Core (MIC) designs, they faced a quandary. On one hand, they wanted the visibility and debug features provided by their Specman e language simulation environment. But they also wanted the much faster speeds provided...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 2 2012
In-Circuit Acceleration – A New IC Verification Use Model
Last year Cadence introduced the System Development Suite , a set of four connected hardware/software co-development platforms. Today (May 15, 2012) Cadence is announcing a new release of the System Development Suite that is highlighted by a new verification use model called in-circuit acceleration....
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 15 2012
Best Practices for Selecting and Using Verification IP (VIP)
In the past few years, commercial verification IP (VIP) has been selected for use in an ever greater percentage of verification environments. While VIP has the capability to save considerable time and engineering resources, there are several decisions you need to make in order to optimize the value received...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Feb 13 2012
“Advanced Verification” Book Brings UVM to Mixed Signal, Low Power, Multi-Language
The Accellera Systems Initiative Universal Verification Methodology (UVM) standard is helping design and verification engineers build efficient, reusable test environments. But the current standard doesn't cover everything that verification teams will encounter at advanced nodes. Thus, a new book...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jan 17 2012
DAC Panel Calls Off “Battle” Between Prototyping and Emulation
A Design Automation Conference (DAC) panel June 8 looked like it was destined for controversy. It was titled, "Software-Hardware Verification Battle: Prototyping vs. Emulation." But that battle didn't happen. Instead, most participants agreed that several types of hardware/software integration...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jun 14 2011
Cadence System Development Suite – The Story is the Continuum
Cadence today (May 3) is introducting the System Development Suite , a set of four connected platforms that support hardware/software co-development from the architectural level through final prototyping. The story is not just that Cadence now has solutions for virtual prototyping and FPGA prototyping...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 3 2011
User View: Why and How to Use Transaction-Based Acceleration
Transaction-based acceleration can speed up simulation hundreds of times, but you need to develop a good strategy to take full advantage of it, according to a paper authored by Cadence and Broadcom and presented at the recent DVCon conference . The paper detailed Broadcom's experience using transaction...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Mar 23 2011
Cadence Denali Acquisition Results in Broad Verification IP (VIP) Offering
High-tech mergers succeed when two companies blend their technologies and expertise to come up with a "best of both" solution. That's the idea behind today's (Feb. 28, 2011) Cadence Verification IP (VIP) catalog announcement , which combines VIP and technology that originated at both...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Feb 28 2011
CDNLive! Hot Topic – Bringing Power Verification to the System Level
When it comes to low-power system design and verification, it's easy to miss the forest for the trees. Focusing at the module level, we may lose sight of the system-level implications of power, according to Maulik Patel, product marketing manager at Cadence and author of a paper at CDNLive! Silicon...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 20 2010
Transaction Based Acceleration – A Bridge from Simulation to Emulation
What is transaction-based acceleration, what benefits are users seeing, and where does it fit into the verification cycle? That's the topic of a paper that will be given at CDNLive! Silicon Valley Oct. 26, and as such I thought some background might be helpful. Much of the following information comes...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 6 2010
Page 1 of 2 (12 items) 1
2
Next >