Home > Community > Tags > industry insights/TLM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

industry insights,TLM

  • DVCon SystemC Day – Forging A TLM Design/Verification Flow

    Advanced design technologies are of no value unless there's a coherent, workable methodology that supports them. SystemC transaction-level modeling (TLM) has lacked a methodology that goes all the way to silicon without major gaps. Independent verification consultant Brian Bailey filled in some of...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Feb 23 2010
  • Q&A: How System Design And Verification Can Go “Mainstream”

    System design and verification are part of the RTL flow today, but a higher level of abstraction is now poised to enter the IC design mainstream, according to Ran Avinun, marketing group director for system design and verification at Cadence. In this interview he discusses trends in hardware/software...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Feb 18 2010
  • A Visit To Cadence Research Labs, Part 1

    Located a block away from the University of California at Berkeley, the Cadence Research Laboratories provides a unique environment for EDA innovation. But what really goes on there, who works there, and what is the place like? To find out, I recently made the one-hour trip from my Cadence San Jose office...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 18 2010
  • EDA Outlook 2010: A Cost-Driven Market

    The worst recession of modern times may be over, but the changes it is leaving in its wake will persist. For surviving semiconductor and systems companies, a new top priority has emerged – controlling and reducing both design costs (implementation and verification) and chip costs (such as die size...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 4 2010
  • “Software Signoff” Raises Many Questions

    At a discussion at the ICCAD conference last week, EDA notables Jim Hogan and Paul McLellan talked about “ what EDA needs to change for 2020 success. ” One topic they emphasized is “software signoff,” and they encouraged those present – mostly bloggers – to go forth...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Nov 9 2009
  • What Lies Beyond The SystemC TLM-2.0 Standard?

    By supporting SystemC model interoperability, the Transaction Level Modeling (TLM-2.0) standard from the Open SystemC Initiative ( OSCI ) was a watershed event in the development of ESL flows. But it was not the final answer. At a recent virtual platform panel , participants noted that TLM-2.0 is a good...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Oct 14 2009
  • Impressions From A “Virtual” SoC Conference

    I attended portions of an EE Times “virtual” system-on-chip (SoC) conference last week, and came away with some observations that I’d like to share. There is some irony here. After years of writing about Cadence and other EDA vendors for EE Times, I am now reporting about an EE Times...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Sep 21 2009
  • ESL And Silicon IP -- Two Sides Of The Same Coin

    ESL and silicon IP are regarded as two different topics, but in reality they are closely intertwined. This occurs in two significant ways. First, the availability and interoperability of transaction-level modeling (TLM) IP will be a crucial enabler of ESL-based flows. Secondly, IP reuse is perhaps the...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Aug 27 2009
  • Virtual Platform Panel: What Still Needs To Be Done

    Virtual platforms are becoming increasingly important for pre-silicon hardware/software verification and integration, but they pose some ongoing technology and business challenges for the supplier/user ecosystem, according to panelists at the recent Design Automation Conference. Panelists discussed issues...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Aug 12 2009
  • Q&A Interview: Nimish Modi Describes Front End ‘Paradigm Shift’

    Nimish Modi is senior vice president for front end research and development at Cadence. In this interview, he discusses Cadence’s front end strategy in such areas as low power, mixed signal, system development, enterprise verification and predictive design. He also explains why he thinks EDA technology...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Aug 10 2009
Page 5 of 6 (57 items) « First ... < Previous 2 3 4 5 6 Next >