Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> industry insights/SoC/embedded software
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
industry insights,SoC,embedded software
AMBA Designer
applications
apps
ARM
automation
Avinun
Bailey
bare metal software
Black
Cadence
Cadence and Tensilica
Cadence buys Tensilica
CDNlive
Co-Design
co-development
configurable IP
Cosmic Circuits
co-verification
DAC
DAC 2011
Dare
dataplane
dataplane processing unit
design authoring
design IP
DPU
drivers
DSP
Eclipse
EDA
EDA revenues
EDA360
EE Times
Gary Smith
hardware/software
hardware/software co-development
Incisive
IP
IP Reuse
IP stack
IP subsystems'
Lanza
middleware
Multicore
multi-core
Open Integration Platform
operating systems
OS
OSCI
Palladium XP
platform-based design
product creation
Rapid Prototyping Platform
responsibility
Schirrmeister
SoC conference
software
software/hardware
System Development Suite
Tensilica
Verification IP
VIP
virtual conference
Virtual platform
virtual prototoyping
Virtual System Platform
Xtensa
How Hardware/Software Co-Development Fuels “Product Creation”
I've written recently about "product creation," a concept that looks beyond the chip or board and considers the requirements of the entire end product, including hardware, software applications, and mechanical enclosures. These requirements ripple down through the design supply chain and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 3 2013
Why Cadence Agreed to Acquire Tensilica – And How It Can Change SoC Design
On March 11, 2013, Cadence announced an agreement to acquire Tensilica, a successful provider and market leader in dataplane processing IP. By providing a more complete solution for system-on-chip (SoC) design, the acquisition will facilitate a new generation of highly differentiated, low-power, high...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Mar 17 2013
Gary Smith at DAC: EDA Must Meet Its “Responsibilities”
Is the EDA industry "responsible?" Not unless EDA tools provide enough automation to keep design costs low, according to Gary Smith, chief analyst at Gary Smith EDA . Speaking at his annual industry forecast talk June 5, on the eve of the Design Automation Conference (DAC), Smith said that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jun 5 2011
Panelists: A Reality Check on Hardware/Software Co-Design and Co-Verification
Is hardware/software co-development ready for prime time? Yes, but much remains to be done, according to panelists at the May 12 EE Times System on Chip "Virtual Event." Panelists discussed hardware/software partitioning, benefits of co-design and co-verification, barriers to adoption, what's...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 16 2011
Open Integration Platform – Redefining “Silicon” IP
One of the most interesting features of the Cadence Open Integration Platform , introduced May 5 at the CDNLive! EMEA conference, is that it offers a new view of how silicon IP should be provided. In fact, the term "silicon IP" may have to be revised, because we're now talking about an...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, May 6 2010
Page 1 of 1 (5 items)