Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> industry insights/SoC/ARM
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
industry insights,SoC,ARM
14nm
2(x)nm
2011
20nm
20nm tools
28HPM
28nm
32/28nm
32nm
3D
3D IC
3D-IC
40LP
40nm
A7L
ABV
ABVIP
ACE
ACE protocol
ACE VIP
AMBA
AMBA 4
AMBA Designer
Ambarella
area
ARM ACE
ARM Techcon
Artisan
assertion-based simulation
assertion-based verificatioin
assertions
AXI 4
benchmarking
big.LITTLE
Browne
cache
cache coherent
cache-coherent interconnect
Cadence
Cadence breakfast
camera
ccopt
CDNlive
CES
Chian
chip estimate
ChipEstimate
ChipEstimate.com
Choi
clock concurrent optimization
clock tree synthesis
cloud
Co-Design
coherency
collaboration
corners
Cortex-A
Cortex-A15
Cortex-A7
Cortex-A9
coverage metrics
co-verification
DAC
DAC 2011
DAC 2012
DAC breakfast
DAC2012
design authoring
design rules
DFM
DRC
EDA forecast
EDA revenues
EDA360
EE Times
embedded
embedded software
Encounter
ESL
fabless
FinFET
formal app
formal verification
HKMG
Incisive
IP
IP Talks
IP Talks!
John Heinlein
Linux
low power
routing layers
Samsung
Schirrmeister
scoreboards
Tegra
TSMC
UVM
Verification IP
webinar
How Hardware/Software Co-Development Fuels “Product Creation”
I've written recently about "product creation," a concept that looks beyond the chip or board and considers the requirements of the entire end product, including hardware, software applications, and mechanical enclosures. These requirements ripple down through the design supply chain and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 3 2013
Webinar Report: Assertion-Based Verification IP Ensures ARM ACE Protocol Compliance
Do you want to enjoy the benefits of formal verification without having to become an expert? A newly archived Cadence webinar shows how you can do just that, using assertion-based verification IP (ABVIP) that supports both formal and dynamic verification of systems-on-chip using the ARM ACE protocol...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Dec 19 2012
EE Times Webinar: Verifying ARM ACE Cache-Coherent Interconnects with UVM
Cache-coherent interconnect is a key component of any SoC that uses the ARM AMBA 4 Coherency Extension ( ACE ) specification. It's hard to design and even harder to verify. A recently archived EE Times webinar shows why cache-coherent interconnect is so complex, and explains how to build a Universal...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Dec 5 2012
ARM and Cadence Improve Cortex-A Power and Performance with Optimized Flow
For several years, ARM has offered processor optimization utilities (called POPs) that help users of ARM Cortex-A series processors optimize power, performance and area for a given process. This week (Aug. 9) ARM and Cadence took things one step further by announcing a POP that includes scripts that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 9 2012
IP Talks! Video – ARM’s John Heinlein Cites SoC Success Requirements
John Heinlein, vice president of marketing for the Physical IP division at ARM, believes that an advanced system-on-chip (SoC) design shouldn't be a "leap of faith." In a keynote speech at the IP Talks! sessions at the ChipEstimate.com booth at the Design Automation Conference (DAC 2012...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jul 10 2012
DAC 2012 Panelists: How to Succeed at 28nm, 20nm and 14nm
What will it take to achieve silicon success at 28nm and below? That was the question put to a panel of experts at a Cadence-sponsored breakfast at the Design Automation Conference ( DAC 2012 ) June 6, where speakers from IBM, Cadence, ARM, Samsung, and GLOBALFOUNDRIES shed new light on business and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jun 12 2012
Gary Smith at DAC 2012: Multi-Platform Design and the $40M System on Chip
Veteran EDA analyst Gary Smith started his annual Design Automation Conference ( DAC 2012 ) presentation with three simple words: "I was wrong." Wrong, that is, about last year's observation that it takes $75 million or more to design the average high-end mobile semiconductor design. Smith...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jun 3 2012
DAC 2012: “IP Talks!” Reveals Latest in Semiconductor IP
If you want to know what's new in the world of semiconductor intellectual property (IP), the place to be is at the IP Talks! presentations at the Cadence ChipEstimate.com booth at the Design Automation Conference ( DAC 2012 ) June 4-6. Over this three-day period, from 10:00 am to 4:30 pm each day...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, May 24 2012
ARM TechCon Paper: New Methodology Eases Challenges of 32/28nm Designs
The 32nm and 28nm process nodes, the most advanced nodes currently in production, pose formidable challenges in complexity, power management, variability, and manufacturability. A recent ARM TechCon paper authored by Cadence and Samsung described a methodology that can resolve those challenges. And it's...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Nov 9 2011
Why SoC Designers Should Care About Linaro
If you've worked on system-on-chip (SoC) development with ARM cores, chances are you've heard of Linaro , the open-source effort that stepped forward this year to ease Linux development on ARM-based SoCs. Linaro has potential implications for the entire SoC development chain, including hardware...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Dec 5 2010
Page 1 of 2 (13 items) 1
2
Next >