Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> industry insights
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
industry insights
14nm
20nm
28nm
3D
3D IC
3DIC
3D-IC
Accellera
advanced node
Allegro
AMS
Analog
analog/mixed-signal
ARM
ARM Techcon
assertions
Cadence
CDNlive
CDNLive!
clock concurrent optimization
cloud
Cortex-A15
coverage
CPF
custom/analog
DAC
DAC 2011
DAC 2012
Design Automation Conference
design rules
DFM
DFT
Double Patterning
DRAM
DVCon
EDA
EDA360
EDI
embedded software
emulation
Encounter
ESL
FinFET
Formal
formal verification
FPGA
Functional Verification
GlobalFoundries
High-level Synthesis
HLS
IBM
IC Design
IEEE
Incisive
Intel
IP
IP-XACT
LDE
lithography
low power
memory
Mentor
Metric-driven verification
mixed signal
Mixed-Signal
OpenAccess
OSCI
OVM
Palladium
Panel
PCB
Power
routing
RTL
RTL Compiler
Samsung
Si2
Silicon Realization
Simulation
SoC
software
specman
SPICE
Standards
synthesis
System Development Suite
SystemC
SystemVerilog
TLM
TSMC
TSV
UVM
verification
Verification IP
VIP
virtual platforms
Virtuoso
webinar
wide i/o
Xilinx
Q&A Interview: Nimish Modi Describes Front End ‘Paradigm Shift’
Nimish Modi is senior vice president for front end research and development at Cadence. In this interview, he discusses Cadence’s front end strategy in such areas as low power, mixed signal, system development, enterprise verification and predictive design. He also explains why he thinks EDA technology...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Aug 10 2009
Advanced Node Panel: Making The Case For Restricted Design Rules
You would think that designers would not welcome restrictions on what they do, but panelists at the recent Design Automation Conference saw restricted design rules (RDRs) as a helpful and necessary step towards 32 nm/28 nm IC design. Panelists from AMD , TSMC , Texas Instruments , and Cadence spoke Monday...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 6 2009
My 25-Year Design Automation Conference Retrospective
Last week at the Design Automation Conference, it dawned on me that since the first Design Automation Conference I attended was in 1985, this is my 25th DAC. Both the conference and the EDA industry have seen major changes since that time – and they’re still going on. 1985 was one of the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Aug 5 2009
DAC Report: Users Share Secrets Of Power Modeling
Since the User Track (sponsored by Cadence) was new at this year’s Design Automation Conference, I thought I’d attend at least one session to see what it’s all about. The Thursday morning session, “Power Analysis and IP Reuse,” brought forth some interesting practices that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Aug 3 2009
DAC Report: GPUs Or Multicore For EDA Applications?
The Wednesday keynote speech at the Design Automation Conference offered a strong argument for general-purpose graphical processing units (GPGPUs) as the best way to accelerate EDA and other compute-intensive applications. But whether GPGPUs will prove to be a better solution than more conventional multicore...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Fri, Jul 31 2009
DAC Report: A Reality Check On SystemC And TLM
An optimistic yet realistic appraisal of SystemC and transaction-level modeling (TLM) took place at the Design Automation Conference Tuesday, July 28, as vendors and users talked both about the advantages of this emerging methodology and what must still be done to make it commonplace. The lunch panel...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jul 30 2009
DAC Report: 8 Design Managers Reveal Top Concerns
Put eight opinionated design managers from top semiconductor companies into a room, let them speak and answer questions, and some interesting perspectives will emerge. That was the case at Management Day, sponsored by Cadence, at the Design Automation Conference Tuesday, July 28. Organized by Yervant...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 29 2009
DAC Report: Ten Takeaways From The EDA CEO Panel
In what is sure to be a highlight from this year’s Design Automation Conference , CEOs of the three largest EDA companies gathered Monday, July 27 to talk about the present and future of the EDA industry. Lip-Bu Tan (Cadence), Wally Rhines (Mentor Graphics), and Aart de Geus (Synopsys) were realistic...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jul 28 2009
DAC Report: Gary Smith’s Prescription For ‘Explosive’ Growth
Will EDA growth be “incremental” or “explosive” over the next five years? It could be explosive, says analyst Gary Smith , if EDA vendors figure out how to tap the embedded software development market. Gary’s forecast presentation has become a tradition at the EDA Consortium’s...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 27 2009
Q&A Interview: Charlie Giorgetti Outlines Cadence Product Solutions
Charlie Giorgetti is corporate vice president of solutions and product marketing at Cadence. In this interview, he discusses Cadence’s product strategy, and outlines five “solutions” that are the current focus of Cadence’s marketing efforts. These solutions will be highlighted...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jul 23 2009
Page 52 of 57 (566 items)
« First
...
< Previous
50
51
52
53
54
Next >
...
Last »