Home > Community > Tags > industry insights
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

industry insights

  • Apple A4: What We’ve Heard, What We Can Learn

    The big mystery behind the recent Apple iPad announcement is the A4 processor that powers this touchscreen, “tablet” PC. What’s in it, and why did Apple design its own system-on-chip (SoC) as opposed to using off-the-shelf hardware? First, I offer some tidbits of information and speculation...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Feb 3 2010
  • Intel Speaker: How to Avoid “Firefighting” in Verification

    Can verification engineers gain control over the verification process, and stop being full-time firefighters? With proper planning, communication, and organization, the answer is “yes,” according to Allison Goodman, validation program manager at Intel for client and enterprise solid state...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Feb 1 2010
  • Why Twitter Is Useful For #EDA

    When Twitter first came out, I couldn’t figure out how it could possibly be useful in a professional setting. What can you say in 140 characters or less? “Going to cafeteria for lunch now – thoughts?” It seemed like a restrictive form of instant messaging that could instantly...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 28 2010
  • Guest Blog: Making Restricted Design Rules Work

    Applying restricted design rules (RDRs) to conventional design styles won’t produce good results, says Scott Becker, CEO of Tela Innovations. A better approach, he says, is to start with a restricted design style with regular layout patterns. There’s been a lot of recent discussion about...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 27 2010
  • Analog Simulation – Looking Beyond “Wall Clock” Time

    The primary way that people describe or categorize analog simulators is in terms of raw performance – what one might call “wall clock” time. That’s a short-sighted view. The real issue is verification productivity, and that’s a much broader – and more interesting –...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 25 2010
  • Should IC Designers Worry About Temperature?

    Three years ago I wrote an EE Times article about the growing importance of thermal gradients and thermal analysis at 90 nm and below. That article turned out to be ahead of its time. Today, thermal issues are not among the top few designer concerns at mainstream process nodes. But indications are that...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 21 2010
  • A Visit To Cadence Research Labs, Part 2

    As noted in part one of this blog series, the Cadence Research Laboratories in Berkeley, California is a unique EDA research organization that has contributed to a number of products and technologies in IC and systems design. What really makes the lab work, however, is its people. My previous blog included...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 20 2010
  • A Visit To Cadence Research Labs, Part 1

    Located a block away from the University of California at Berkeley, the Cadence Research Laboratories provides a unique environment for EDA innovation. But what really goes on there, who works there, and what is the place like? To find out, I recently made the one-hour trip from my Cadence San Jose office...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 18 2010
  • A Critical Step In The IC Design Flow

    Every IC design team does it. Most don’t have a name for it and most don’t use automated tools. It may not show up on flowcharts depicting the IC design flow, and most EDA vendors pay little attention to it. But it’s an absolutely critical part of the IC design flow that can make the...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 14 2010
  • Q&A: A Cadence View Of ‘Interoperable’ PCells

    If you’re involved in analog or custom IC design, you’ve no doubt read about “interoperable” parameterized layout cells (PCells) and process design kits (PDKs). What you probably haven’t heard is a Cadence viewpoint about these developments. The following Q&A interview...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 13 2010
Page 50 of 62 (613 items) « First ... < Previous 48 49 50 51 52 Next > ... Last »