Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> hls
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
hls
20nm
3D IC
3D ICs
3D-IC
abstraction
Alex Kondratyev
ANSI-C
ARM
ASIC
AT
Bailey
BDTI
Bluespec
Bohm
BONES
Brian
C
C to Silicon
C++
Cadence
Cadence Academic Network
Cadence at DAC
Calypto
CDNLive
CDNLive!
chip planning
CTOS
C-toSilicon
C-to-Silicon
C-to-Silicon Compiler
DAC
DAC 2012
DAC panel
DATE
ECO
EDA360
EDN
EDP
EDP 2012
EDPS
EETimes
Electronic Design Processes
embedded software
emulation
ESL
ESLsyn
evolution
Flex Channels
Formal
Forrest Gump
FPGA
FPGA-based prototypes
Frank Schirrmeister
Freescale
Gary Smith
Global Foundries
Goodenough
hardware architecture
hardware/software co-design
Hardware/software co-verification
hardware/software integration
Higgins
high level synthesis
high-level design
high-level models
High-level Synthesis
Industry Insights
Intel
IP
IP re-use
Jack Erickson
low power
McNamara
modeling
models
osci
QoR
RTL
RTL Compiler
Schirrmeister
SoC
software
software development
synthesis
system design
System Design and Verification
System Design and Verification
system level
System Realization
SystemC
system-level
system-level design
TLM
TLM 2.0
transaction level
TSMC
verification
Virtual platform
virtual platforms
virtual prototype
What is Next for SystemC?
Let your voice be heard at the North American SystemC Users Group interactive Town Hall Meeting! You are invited to a lively discussion for the system-level design community on the state of SystemC and what lies ahead. Providing an interactive format that encourages audience response and questions, this...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Fri, Jul 17 2009
Industry Standard SystemC is What Designers Want
This past Monday saw not one HLS related announcement but two...this space is really heating-up! Mentor’s Catapult announced support for control-logic design, and clock-gating (to reduce power) and Forte announced a new release with some minor new features. Today, I'll focus on Catapult, since...
Posted to
System Design and Verification
(Weblog)
by
SteveSvoboda
on Fri, Jul 3 2009
Modeling Interfaces with C-to-Silicon Compiler
Users of ESL tools are curious about the procedure for handling the interface to a bus or other communicaton protocol in a High Level Synthesis environment. This is usually formulated in the following question: “How do we take into account the interface to the bus/processor for a piece of IP going...
Posted to
System Design and Verification
(Weblog)
by
TeamESL
on Thu, May 7 2009
A Glimpse Into The Future Of High-Level Synthesis
High-level synthesis (HLS) is already in production use today, but other exciting and complementary new technologies and capabilities are coming in the future. Recently I talked with Michael “Mac” McNamara and Luciano Lavagno – both of whom are speaking at an April 24 DATE workshop...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 23 2009
High-Level Synthesis Expands Its Mission
High-level synthesis (HLS) was originally used by consumer products companies who wanted to get to RTL really, really fast. But now its appeal is broadening, and HLS is serving other important purposes, including architectural exploration, faster verification, and IP reuse. First, let’s define...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 9 2009
Page 4 of 4 (35 items)
< Previous
1
2
3
4