Home > Community > Tags > functional coverage/functional verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

functional coverage,functional verification

  • Incisive vManager at DVCon - Come See It!

    Have you heard the news? There is a new version of vManager announced this week, right in time for DVCon. vManager has been completely re-architected to be a database driven environment, scaling to multiple users and supporting gigascale size designs.. And, with ever growing verification requirements...
    Posted to Functional Verification (Weblog) by IEM JB on Tue, Feb 25 2014
  • IMC Exclusion Problem

    Hey all, I am using IMC for my coverage .The problem is the tool automaticaly excludes some block coverage or expressions from the coverage.It shows "Exclusion Rule type : simulation time".Can someone explain what does Exclusion Rule typr mean and how do I remove it so that I can cover all...
    Posted to Functional Verification (Forum) by Enginerd on Sun, Feb 10 2013
  • DVCon 2012: Bringing Continuous Domain into SystemVerilog Covergroups

    On the last day of February 2012, I presented a proposal at the DVCon 2012 Conference to extend SystemVerilog to support a real data type in coverpoint objects in order to facilitate mixed-signal verification for functional coverage. The paper, titled “ Bringing Continuous Domain into SystemVerilog...
    Posted to Mixed-Signal Design (Weblog) by PrabalB on Fri, Mar 30 2012
  • Non HTML coverage report generation using E-manager

    Hi, After my specman regression is complete, I am trying to generate a non-html coverage report using E-manager. When i explored the E-manager tool, I could only see HTML report generation options. Is it not possible to generate non-html reports? or atleast any work around to generate one from html?...
    Posted to Functional Verification (Forum) by bharathwajan on Sun, Feb 19 2012
  • How to Extract Sessions information

    Hello, Can anyone let me know the method to extract the session information like the num_of_dut_errors , num_of_dut_warnings etc in from a sequence. Also i would like to know the way to extract the items in the session.start_of_test coverage group and session.end_of_test coverage group. ...
    Posted to Functional Verification (Forum) by natg on Fri, Dec 9 2011
  • Re: functional coverage database not getting merged

    This is solved. Basically I had a filelist for testbench and I was giving this filelist for compilation to this tool. in that case all classes probably will be in compilation unit scope. and we were setting set_dut_modules to our DUT. so I took all Testbench files inside TOP module. the moment i did...
    Posted to Functional Verification (Forum) by sautech on Wed, Dec 1 2010
  • merging issues in functional coverage

    Dear Sir/Madam I am having problems in merging the databases generated for functional coverage. Individually tests show that the individual cvergroups/coverpoins show higher values, but when merged these values fall. also by experimentation i foudn that these happen to bethe values accumulated for the...
    Posted to Functional Verification (Forum) by hariharans on Tue, Nov 30 2010
  • functional coverage database not getting merged

    hi I tried to merge functional coverage for 2 test. its not getting merged. it always show same figure. can anybody comment on it. further when I collect coverage for individual test, for both test, it shows 30%. but for second test when I see internal covergroup figures, those are different. strange...
    Posted to Functional Verification (Forum) by sautech on Tue, Nov 30 2010
  • WARN_GLITCH

    Hi All, I am running my e-environment with VHDL testbench and NCSim... while compiling everything is fine.. Till elaboration phase i am not seeing any issue. As soon as i am doing the "run" command in simulator window specman is crashing because of FATAL error (segmentation violation). If i...
    Posted to Functional Verification (Forum) by Ravisinha on Thu, Oct 28 2010
Page 1 of 1 (9 items)