Home > Community > Tags > formal/Industry Insights/Formal Analysis/Incisive Formal Verifier
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

formal,Industry Insights,Formal Analysis,Incisive Formal Verifier

  • User View: How Formal Techniques Verify Memory Wrappers

    Broadcom uses a lot of memory in its video processing ICs, and that causes a simulation bottleneck, according to Normando Montecillo, senior principal engineer at Broadcom. But the company has found a better way - using formal verification and assertions to develop a new flow for verifying memory wrappers...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 27 2011
  • User View: How to Succeed With Formal Verification

    If you can speed your verification by 6X while finding more bugs, that's a pretty good deal. And that's exactly what happened when Cisco Systems turned to formal verification for a complex statistics block, according to a Design Automation Conference (DAC 2011) paper authored by Oski Technology...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 20 2011
Page 1 of 1 (2 items)