Home > Community > Tags > forcing VHDL signal from verilog test
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

forcing VHDL signal from verilog test

Sorry, but there are no more tags available to filter with.
  • Forcing a VHDL signal from a Verilog Test/Env

    I have a Testbench with a DUT which has VHDL and Verilog RTL modules. The tb_top is verilog. The test file is a verilog. From the verilog test, I need to force a signal inside the DUT several hierarchies down. The signal I need to force is inside a VHDL module. This signal is not available at the top...
    Posted to Functional Verification (Forum) by ashfaqh on Thu, Jul 21 2011
Page 1 of 1 (1 items)