Home > Community > Tags > finfet process/DAC 2013
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

finfet process,DAC 2013

  • FinFETs and Analog Design: Challenges Ahead

    AUSTIN, Texas -- Electronic design with FinFETs is a raucous, excited conversation at the moment -- if you're a digital designer. If you're on the analog side, the conversation is a bit more measured. And in some cases, there are more questions than answers. Is analog design even compatible with...
    Posted to The Fuller View (Weblog) by Brian Fuller on Mon, Jun 24 2013
Page 1 of 1 (1 items)