Home > Community > Tags > encounter/synthesis/VHDL-2008
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

encounter,synthesis,VHDL-2008

  • Synthsis of VHDL-2008 on RC

    Dear All, I developed a design based on VHDL-2008 standard, I can compile it and simulate it pretty fine using NClaunch and SimVision, respectivly. However, I am not able to synthesis the same code using RC. I am using Cadence 5 flow with RC v10.1. What is your recommendations to overcome this issue...
    Posted to Digital Implementation (Forum) by shahein on Thu, Jul 26 2012
Page 1 of 1 (1 items)