Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> emulator
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
emulator
accelerated VIP
acceleration
accelerator
android
ASIC
AVIP
Cadence
CDNLive!
Cooley
DAC
DAC 2011
DAC: DAC panel
debugging
deepchip
development platform
EDA360
embedded software
emulation
FPGA
FPGA prototyping
Hardware/software co-verification
hardware/software integration
hot swap
hotswap
IBM
IC verification
ICE
in-circuit acceleration
in-circuit emulation
Incisive
incisive software extensions
Industry Insights
Intel
Low power verification and analysis
MDV
metric
metric-driven verification
multi-core
OVM
Palladium
Palladium XP
prototypes
Prototyping
prototyping vs. emulation
Qualcomm
rapid prototoyping
rapid prototyping
RTL simulation
Simics
Simulation
simulation acceleration
Simulator
software deveopment
Stanford
Synopsys
system
System Design & Verification
System Design and Verifcation
System Design and Verification
System Development Suite
SystemC
transaction
transaction-based acceleration
verification
Verification Computing Platform
Verification IP
VIP
virtual platform
virtual platforms
virtual prototype
virtual prototypes
virtual prototyping
Virtual System Platform
virtuaul prototypes
Virtutech
Wind River
In-Circuit Acceleration – A New IC Verification Use Model
Last year Cadence introduced the System Development Suite , a set of four connected hardware/software co-development platforms. Today (May 15, 2012) Cadence is announcing a new release of the System Development Suite that is highlighted by a new verification use model called in-circuit acceleration....
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, May 15 2012
DAC Panel Calls Off “Battle” Between Prototyping and Emulation
A Design Automation Conference (DAC) panel June 8 looked like it was destined for controversy. It was titled, "Software-Hardware Verification Battle: Prototyping vs. Emulation." But that battle didn't happen. Instead, most participants agreed that several types of hardware/software integration...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jun 14 2011
Why the Demand for Acceleration and Emulation is Growing
The dream of any marketer is a growing demand for its product line. Let me start this blog by quoting the System Realization (part of the Cadence EDA360 strategy) section from the transcript of the recent (Q4) Cadence earnings call. "In April (2010), we introduced the Verification Computing Platform...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Mon, Feb 14 2011
User Views -- Migrating From FPGA-Based Prototyping to Palladium
In recent posting published by John Cooley on Deepchip.com, users compared FPGA-based prototyping systems to Palladium systems. I always like to read responses that reflect user views -- as we all know these are always more credible. I would like to summarize the inputs to this posting here: Key Palladium...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Tue, Nov 2 2010
Transaction Based Acceleration – A Bridge from Simulation to Emulation
What is transaction-based acceleration, what benefits are users seeing, and where does it fit into the verification cycle? That's the topic of a paper that will be given at CDNLive! Silicon Valley Oct. 26, and as such I thought some background might be helpful. Much of the following information comes...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 6 2010
Accelerating Metric-Driven Verification With “Hotswap” on Verification Computing Platform
For a while now, Cadence has been providing leading verification solutions and methodologies such as metric driven verification (MDV). MDV guides verification projects from initial planning to verification closure. Engineers need automated verification management solutions that utilize metrics. Cadence...
Posted to
System Design and Verification
(Weblog)
by
rmathur
on Wed, Jun 9 2010
Wind River Partnership Links Virtual Prototypes To RTL
There's an important message behind a partnership that Cadence and Wind River announced April 27 - virtual prototypes don't have to stand apart from the rest of the design flow. The partnership promises to build a bridge between virtual prototypes and the RTL implementation and verification environment...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 3 2010
Acceleration And Emulation – Why HW/SW Integration Needs Both
Early software development on software virtual prototypes is a great capability, but at some point hardware/software integration requires the accuracy that only real hardware can bring. When that occurs, there are three choices - acceleration, emulation, and FPGA prototypes. Even though we are accustomed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 26 2010
Android System Verification Part 6
Welcome to Part 6 of Android System Verification. It's getting hard to trace back to the previous articles, so here is a complete list of links: Part 1 Part 2 Part 3 Part 4 Part 5 Last time I showed how to create hardware stimulus and use coverage to keep track of the generated stimulus across multiple...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Fri, Jan 15 2010
Page 1 of 1 (9 items)