Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> emulation/Acceleration/Cadence
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
emulation,Acceleration,Cadence
Accelerated Verification IP
ADAS
Altair
AMD
ARM
Automotive
AVIP
big.LITTLE
Bluespec
carrier aggregation
CDNLive
CDNLive!
cost of ownership
CSR
Custom FPGA Boards
Cylance
DAC
DAC 2011
DAC 2012
DAC 2013
DAC breakfast
DAC panel
DAC:
DAC: DAC panel
DAC2012
debug
Design Automation Conference
Doulog
Driver Assist
DVCon
dynamic power analysis
EDA360
embedded software
Embedded World
emulator
Ericsson
Error Injection
ESL
ESL Market
Fast Models
Firmware
FPGA
FPGA Based Prototyping
FPGA prototyping
FPGA-based prototyping
Frank Schirrmeister
Freescael
Freescale
functional verification
Hardware/Software Integration
IBM
Incisive
Industry Insights
Intel
low power
low power optimization
Nufront
Palladium
Palladium XP
Prototyping
Rohde & Schwarz
RPP
Samsung
Schirrmeister
Sigma
Simulation
software
Software Development and Debug
software virtual prototype
ST microelectronics
Stanford
Synopsys
System Design and Verification
System Design Suite
System Development Suite
system integration
System Modeling
system realization
system to silicon
System to Silicon Verification
system-level design
system-level verification
Teledyne LeCroy FPGA Based Prototyping
Testing
Texas Instruments
VCP
verification
Verification Computing Platform
Verification IP
VIP
virtual platforms
virtual prototoyping
virtual prototype
virtual prototypes
virtual prototyping
Virtual System Platform
VSP
Vulnerabilities
wireless
Xilinx
DAC 2013: User Perspectives on System-Level Verification
The best way to learn about an emerging technology is to hear from the people who are using it. If you're curious about system-level design and verification, you can do just that at the Cadence System-to-Silicon Verification Breakfast at the Design Automation Conference ( DAC 2013 ) Tuesday, June...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 15 2013
System to Silicon Verification – CDNLive Gives a Reality Check on How Hardware and Software Meet
Ever since switching from being a hardware/software chip developer to being an enabler with tools in EDA and embedded software, I was part of a team working towards methodologies and tools to improve the interaction of hardware and software. In December last year -- 15 years in -- I summarized a great...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Fri, Mar 8 2013
Securing Invisible Things … or “Why Denial Works!”
The opening keynote of the Embedded World conference in Germany left me with chills. No, it was not a grand theatrical performance letting me crave for more. It simply scared the bejevies out of me with respect to the safety and security of embedded devices, some of which I use each day. Luckily -- as...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Wed, Feb 27 2013
System Design 2012 – Real Users Achieving Real Results!
This morning the final success story my team has been working on for this year went live. Texas Instruments reports on how they achieved greater than 90% accurate correlation between an architectural power estimation and actual silicon! This deserves its own blog early next year, but meanwhile, it has...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Fri, Dec 21 2012
Optimizing ARM Based Designs for Low Power using Emulation
The month November goes to the Brits, no question. Not only did the James Bond movie Skyfall open, but Santa Clara also experienced somewhat of a "British Invasion" for ARM TechCon in the Santa Clara convention center. To be there properly I even brought out my favorite new pin striped suit...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, Nov 19 2012
How Many Cycles are Needed to Verify ARM’s big.LITTLE on Palladium XP?
At the recent CDNLive! India user conference, Deepak Venkatesan and Murtaza Johar representing ARM India gave a fascinating presentation called "Verifying big.LITTLE using the Palladium XP". Registered Cadence.com users can get the presentation here once the proceedings are published. ARM's...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Tue, Oct 30 2012
Changing the Game with Processor Based Emulation
I have always been fascinated by game changing moves. Some are more successful than others, but the general principle is always the same - coming with a gun to a knife fight. Two of my favorites are from sports. When I was a young rower, the moving outrigger was a game changer for a while and was a fascinating...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Thu, Oct 11 2012
DAC2012: Xilinx Zynq-7000 - From RTL to Success with Emulation
It is nice to see when visions get closer to reality. When Cadence announced its vision for the System Development Suite back in 2011, offering a continuum of engines from virtual prototyping through RTL simulation, acceleration and emulation all the way to FPGA based prototyping seemed aggressive. Or...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Mon, Jul 2 2012
DAC 2012: The Top Seven Reasons for using FPGA Based Prototyping
John Blyler, Editorial Director at Extension Media , presented in our EDA360 Theatre at DAC 2012 about "ASIC/ASSP Prototyping with FGPAs" and provided an update on his annual survey on this topic. The current 2012 survey is actually currently ongoing and you can still participate here . FPGA...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Thu, Jun 28 2012
DAC 2012: Connecting Emulation to the Real World of Wireless Interfaces
This is certainly the most connected DAC I have been to so far. Tweets and connections everywhere, blogging is happening left and right. A lot of the attendees hold their wireless devices in their hands. It is rewarding that we are part of enabling all that. Living proof of that came today from our System...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Tue, Jun 5 2012
Page 1 of 2 (12 items) 1
2
Next >