Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> embedded software/Industry Insights
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
ARM
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
embedded software,Industry Insights
Allegro
Allegro 16.6
applications
apps
ARM
ARM Techcon
Bailey
Cadence
Co-Design
co-development
Costello
co-verification
CPF
DAC
DAC 2011
DAC 2012
debugging
design authoring
DVCon
dynamic power analysis
Eclipse
EDA
EDA revenues
EDA Transformation
EDA360
EDP
EDP 2012
EDPS
EE Times
electronic design
Electronic Design Processes
embedded
emulation
ESL
FPGA
FPGA-based prototypes
Freescale
Functional Verification
Gary Smith
hardware/software
hardware/software co-design
hardware/software co-development
hardware/software integration
high-level models
High-level Synthesis
HLS
IC Design
Imperas
Incisive
incisive software extensions
Intel
IP
IP Reuse
ISX
J.L. Gray
low power
LSI
MCAD
mechanical CAD
modeling
multi-core
Multicore
OS
OSCI
Palladium
Palladium XP
Panel
PLM
power management
product creation
prototyping
rapid prototyping
Rapid Prototyping Platform
RTL
Schirrmeister
SoC
SoCs
software
software development
System Development Suite
system level
system realization
SystemC
system-level
system-level design
Tensilica
TLM
TLM 2.0
UML
UPF
verification
Verification IP
VIP
virtual platforms
virtual prototoyping
virtual prototype
virtual prototypes
Virtual System Platform
VSP
Wang
How Hardware/Software Co-Development Fuels “Product Creation”
I've written recently about "product creation," a concept that looks beyond the chip or board and considers the requirements of the entire end product, including hardware, software applications, and mechanical enclosures. These requirements ripple down through the design supply chain and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 3 2013
Why Cadence Agreed to Acquire Tensilica – And How It Can Change SoC Design
On March 11, 2013, Cadence announced an agreement to acquire Tensilica, a successful provider and market leader in dataplane processing IP. By providing a more complete solution for system-on-chip (SoC) design, the acquisition will facilitate a new generation of highly differentiated, low-power, high...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Mar 17 2013
DVCon 2013 Panel: 1 Million IC Design Starts – How Can We Get There?
If you want to organize an interesting panel discussion, think big - really big. J.L. Gray, vice president of Verilab and author of the Cool Verification blog , did just that with a DVCon 2013 panel, where he asked panelists what will be required to reach 1 million new semiconductor design starts per...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Fri, Mar 1 2013
How PCB and IC Package Design Can Enable “Product Creation”
My last blog post introduced the notion of "product creation," which looks beyond the chip and the board - the traditional focal points of EDA - to also consider software, mechanical enclosures, and everything else required to produce an actual product by semiconductor vendors and OEMs. That...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Feb 5 2013
“Product Creation” Gives EDA a Broader Focus
One term you are likely to hear from Cadence in 2013 is "product creation." A key message in the Cadence Systems and Software Group (SSG), product creation looks beyond chip or board design and considers the entire end product, including software applications, mechanical enclosures, and the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Feb 4 2013
Software-Driven Verification – a Hot Topic for 2013?
Many engineers today use C language software running on an embedded processor model to build testbenches for hardware verification. This "software-driven verification" technique is an ad-hoc methodology that often uses home-grown tools. But it's something you may hear more about in 2013...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jan 3 2013
Panelists: Low Power Design Needs System-Level Boost
When low-power design experts get together, much of the conversation turns to the system level. At least that was the case at the recent Low Power Technology Summit held at Cadence Oct. 18, 2012, where audience members questioned panelists about early power estimation, power modeling, and the role of...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Oct 28 2012
Cadence at ARM TechCon – Verification IP, 14nm FinFET, Low Power, Mixed Signal, and More
With nine technical paper presentations, six sponsored sessions, demos, and exhibits, Cadence will have a strong presence at ARM TechCon in Santa Clara, California Oct. 30-Nov. 1, 2012. Cadence papers and sessions will cover topics including advanced-node digital, mixed-signal, low power, verification...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 23 2012
Q&A: Jim Ready Discusses EDA Connection to Embedded Software Development
Few people know the embedded OS and software development tool market as well as Jim Ready - after all, he played a key role in its formation. At Ready Systems in 1981, he developed VRTX, the first commercially viable real-time operating system (RTOS). In 1999, as founder of MontaVista Software, he pioneered...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 16 2012
DAC 2012: Users Cite Experiences With Hardware/Software Co-Development
Hardware/software co-development tools such as virtual prototyping, emulation, and FPGA-based prototyping are in use today and are making a difference. That was the message behind a Cadence-sponsored breakfast at the Design Automation Conference ( DAC 2012 ) June 5, where two users described their experiences...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jun 17 2012
Page 1 of 3 (28 items) 1
2
3
Next >