Home > Community > Tags > ecosystem/chip package interface/3D-IC standards
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ecosystem,chip package interface,3D-IC standards

  • Si2 DAC Panel: What Standards are Needed for 3D-ICs?

    3D-ICs with through-silicon vias (TSVs) are not yet in volume production, but work has already begun on design standards - and more work is needed soon. An excellent update on work in progress, and a discussion of what's needed, was provided at a Silicon Integration Initiative (Si2) panel discussion...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jun 28 2012
Page 1 of 1 (1 items)