Home > Community > Tags > e
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

e

  • UVM e (IEEE 1647) Video Series Features the Return of the Cowbell!
    A significant number of readers of my previous post on this topic were not aware of the Saturday Night Live cowbell skit. This took me quite by surprise! The only prescription for this problem is that I pledge to continue to play the cultural ambassador and will introduce more vital trivia! However,...
    Posted to Functional Verification (Weblog) by Axel Scherer on Mon, May 21 2012

  • Analyzing Error Reports When Specman Crashes
    One of the most frustrating events while running a tool would be to experience a tool crash. In Specman you would usually see something like: *** Error: OS signal 11 (segmentation violation) received See the stack trace in ./specman.err To debug: --------- o Rerun the same test with the same seed in...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Apr 17 2012

  • Re: assertion in e
    Yes, the event has nothing whatsoever to do with the expect. every event occurs when it is emitted or if the temporal expression of the EVENT succeeds.you seem to think that the name associates the event with the expect. This is not the case. If you want an event on a temporal expression just do "event...
    Posted to Functional Verification (Forum) by hannes on Tue, Dec 20 2011

  • Re: one question about force of reg signal
    Hello redrabbit, I believe you cannot force registers, only nets or wires, not regs. -hannes
    Posted to Functional Verification (Forum) by hannes on Mon, Dec 19 2011

  • Re: ask one question.....
    Hello redrabbit, defines are preprocessor directives. If you want control flow in your code, I would suggest using variables or AOP features (i.e. modifying method in when subtypes). The e language gives you many features, exactly for the flexibility you are looking for. Preprocessor directoves are very...
    Posted to Functional Verification (Forum) by hannes on Mon, Dec 19 2011

  • Re: How to Extract Sessions information
    Hello natg, in order to enable collection of session information in the coverage database, you need to set the following: set_config(cover,auto_cover_events,TRUE). You can then find all the session info by looking at the coverage. -hannes
    Posted to Functional Verification (Forum) by hannes on Mon, Dec 19 2011

  • Re: assertion in e
    Another thing I forgot to mention. The event a_ev is a different thing from the expect a_ev. You've used a named expect (expect a_ev is ....). You're allowed to do that in e, since the event and the expect are 2 syntatically different things. Again, fo an on block on the expect, just use the...
    Posted to Functional Verification (Forum) by hannes on Mon, Dec 19 2011

  • about nc_spencman stop

    hi all I have a one question. I do simulate the ncsim with specman. I saw the stop the message " User defined signal 2 " what does mean " User defined signal 2 " ? I don't know what is problem. plz. give me the solution ----------------- stop message ----------------- nc_specman...
    Posted to Functional Verification (Forum) by flicker123 on Tue, Dec 6 2011

  • Technical Tip on How to Use HDL Assertions in e
    While assertion callbacks have existed in Specman/e for several years now, several questions on their usage have surfaced recently, so here is a short refresher on their usage. ABV (Assertion Based Verification) is, more and more, becoming an important aspect of any complete verification. HDL assertions...
    Posted to Functional Verification (Weblog) by teamspecman on Wed, Sep 28 2011

  • Webinar Seeks to “End the Debate” – e or SystemVerilog?
    Which language is best for functional IC verification - e or SystemVerilog? A newly archived Cadence webinar attempts to answer this question by analyzing the key capabilities in both languages, and presenting code comparisons that show how the same functionality would be expressed in either language...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Sep 21 2011
Page 1 of 18 (174 items) 1 2 3 4 5 Next > ... Last »